Skip to content

Wednesday, November 25, 2020

Latest:

Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support
The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids
Arm’s New Cortex-M55 Breathes Helium
Intel Launches Lakefield: An Experiment With Multiple New Technologies
Arm Unveils the Cortex-A78: When Less Is More

WikiChip Fuse

Your Chips and Semi News

Home
Main Site
Architectures
- x86
- ARM
- RISC-V
- Power ISA
- MIPS
Supercomputers
14 nm
12nm
10nm
7nm
5nm

Blog

Recent

Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

September 22, 2020September 30, 2020 David Schor 2
The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

June 29, 2020September 19, 2020 David Schor 9
Arm’s New Cortex-M55 Breathes Helium

June 20, 2020 David Schor 0
Intel Launches Lakefield: An Experiment With Multiple New Technologies

June 15, 2020 David Schor 3
Arm Unveils the Cortex-A78: When Less Is More

May 26, 2020 David Schor 0
Arm Cortex-X1: The First From The Cortex-X Custom Program

May 26, 2020 David Schor 0

Comment
Recent

espinozahg says:

Hey, everybody talks about GPU FLOPS but nobody ab...

Filipe says:

O bom é q a arm tá longe de alcançar esse pata...

Tor says:

From Huawei technical doc: Kunpeng 920 processors:...

Anon says:

I was starting to get a bit worried by the lack of...

Anon says:

It seems like it says "infra" (infrastructure) wor...

Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

September 22, 2020September 30, 2020 David Schor 2

The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

June 29, 2020September 19, 2020 David Schor 9

Arm’s New Cortex-M55 Breathes Helium

June 20, 2020 David Schor 0

Intel Launches Lakefield: An Experiment With Multiple New Technologies

June 15, 2020 David Schor 3

Arm Unveils the Cortex-A78: When Less Is More

May 26, 2020 David Schor 0

Random Picks

Goldmont Plus detailed, large improvements, setting the stage for a 32-core model

December 26, 2017 David Schor 2

Inside Rosetta: The Engine Behind Cray’s Slingshot Exascale-Era Interconnect

February 9, 2020 David Schor 0

A look at Nvidia’s NVLink interconnect and the NVSwitch

May 6, 2018 David Schor 0

Intel Announces Keem Bay: 3rd Generation Movidius VPU

November 12, 2019 David Schor 0

Intel Introduces Co-EMIB To Stitch Multiple 3D Die Stacks Together, Adds Omni-Directional Interconnects

July 9, 2019 David Schor 2

Random Tags

2.5D packaging 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 12nm 14 nm 16nm AI AMD ARM ARMv8 chiplet Coffee Lake Core i5 Core i7 edge computing EMIB EUV FinFET Foveros FPGA GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen Zen 2

x86 WorldView All

Architectures

The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

June 29, 2020September 19, 2020 David Schor 9

Intel publishes details of its upcoming Advanced Matrix Extension (AMX), an x86 extension set to debut with Sapphire Rapids that introduces a new matrix register file and accompanying matrix operations.

Centaur New x86 Server Processor Packs an AI Punch

January 24, 2020 David Schor 3

Desktop Processors Mobile Processors Roadmaps Server Processors

Zhaoxin Unveiled Next-Generation x86 SoC Plans: 32-Core Servers, Sub-7nm Client Designs

December 12, 2019 David Schor 0

Architectures Embedded Processors Neural Processors Server Processors

Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512

December 9, 2019 David Schor 3

Architectures Roadmaps Server Processors Supercomputers Supercomputing 19

SC19: Aurora Supercomputer To Feature Intel First Exascale Xe GPGPU, 7nm Ponte Vecchio

November 17, 2019 David Schor 1

Desktop Processors Server Processors

AMD Announces 3rd Gen Ryzen Threadripper

November 8, 2019 David Schor 0

Random

Fujitsu Completes Post-K ARM CPU Prototype

June 24, 2018 David Schor 0

Intel 2020s Process Technology Roadmap: 10nm+++, 3nm, 2nm, and 1.4nm for 2029

December 10, 2019 David Schor 1

Bitcoin giant Bitmain enters the AI market with the BM1680 neural processor

November 8, 2017 David Schor 0

Core i7-8700K overclockability silicon lottery stats

November 12, 2017 David Schor 6

A Look at Spring Crest: Intel Next-Generation DC Training Neural Processor

November 10, 2019 David Schor 1

DARPA ERI: How Ayar Labs Collaboration With GF Produces A Photonics Chiplet That Can Supercharge Intel FPGAs

July 20, 2019 David Schor 0

IEDM 2017: Sony’s 3-layer stacked CMOS image sensor technology

February 3, 2018 David Schor 0

ARM WorldView All

Roadmaps Server Processors

Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

September 22, 2020September 30, 2020 David Schor 2

Architectures Embedded Processors

Arm’s New Cortex-M55 Breathes Helium

June 20, 2020 David Schor 0

Architectures Mobile Processors

Arm Unveils the Cortex-A78: When Less Is More

May 26, 2020 David Schor 0

Architectures Mobile Processors

Arm Cortex-X1: The First From The Cortex-X Custom Program

May 26, 2020 David Schor 0

Architectures Neural Processors

Arm Launches the Cortex-M55 and Its MicroNPU Companion, the Ethos-U55

February 10, 2020 David Schor 0

Architectures Linley Processor Conference Neural Processors

Arm Ethos is for Ubiquitous AI At the Edge

February 6, 2020 David Schor 0

About

WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

WikiChip Links

Main Site
WikiChip Fuse
Newsletter

Main Site
WikiChip Fuse