Skip to content

Friday, June 18, 2021

Latest:

Intel’s Diamond Mesa Bridges The Gap Between ASIC and FPGA
A Look At Trishul: Arm’s First High-Density 3D Logic Stacked Test-Chip
AMD 3D Stacks SRAM Bumplessly
Arm Launches New Coherent And SoC Interconnects: CI-700 & NI-700
Arm Launches The DSU-110 For New Armv9 CPU Clusters

WikiChip Fuse

Your Chips and Semi News

Home
Account
Main Site
Architectures
- x86
- ARM
- RISC-V
- Power ISA
- MIPS
Supercomputers
14 nm
12nm
10nm
7nm
5nm

Blog

Recent

Intel’s Diamond Mesa Bridges The Gap Between ASIC and FPGA
June 13, 2021June 13, 2021 David Schor
A Look At Trishul: Arm’s First High-Density 3D Logic Stacked Test-Chip
June 11, 2021June 11, 2021 David Schor
AMD 3D Stacks SRAM Bumplessly
June 7, 2021June 7, 2021 David Schor
Arm Launches New Coherent And SoC Interconnects: CI-700 & NI-700
May 25, 2021May 25, 2021 David Schor
Arm Launches The DSU-110 For New Armv9 CPU Clusters
May 25, 2021May 25, 2021 David Schor
Arm Launches Its New Flagship Performance Armv9 Core: Cortex-X2
May 25, 2021May 25, 2021 David Schor

Comment
Recent

No comments

Random Picks

AMD’s Zen CPU Complex, Cache, and SMU

April 18, 2018May 25, 2021 David Schor

7nm Boosted Zen 2 Capabilities but Doubled the Challenges

February 21, 2020May 25, 2021 David Schor

Cavium Takes ARM to Petascale with Astra

August 25, 2018May 25, 2021 David Schor

A Look At The Ice Lake Thunderbolt 3 Integration

August 11, 2019May 25, 2021 David Schor

TSMC N7+ EUV Process Starts Shipping

October 7, 2019May 25, 2021 David Schor

Random Tags

2.5D packaging 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 12nm 14 nm 16nm AI AMD ARM ARMv8 ARMv9 chiplet Coffee Lake Core i5 Core i7 edge computing EMIB EUV FinFET Foveros GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen Zen 2

x86 WorldView All

Architectures Server Processors

Intel Launches 3rd Gen Ice Lake Xeon Scalable

April 6, 2021May 23, 2021 David Schor

Intel launches its 3rd Generation Xeon Scalable, formerly Ice Lake. Fabricated on the company’s 10nm process, those server chips go up to 40 Sunny Cove cores and offer a 20% IPC improvement over the prior generation.

Architectures

The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

June 29, 2020May 23, 2021 David Schor

Architectures Neural Processors Server Processors

Centaur New x86 Server Processor Packs an AI Punch

January 24, 2020May 25, 2021 David Schor

Desktop Processors Mobile Processors Roadmaps Server Processors

Zhaoxin Unveiled Next-Generation x86 SoC Plans: 32-Core Servers, Sub-7nm Client Designs

December 12, 2019May 25, 2021 David Schor

Architectures Embedded Processors Neural Processors Server Processors

Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512

December 9, 2019May 25, 2021 David Schor

Architectures Roadmaps Server Processors Supercomputers Supercomputing 19

SC19: Aurora Supercomputer To Feature Intel First Exascale Xe GPGPU, 7nm Ponte Vecchio

November 17, 2019May 25, 2021 David Schor

Random

NEC Refreshes SX-Aurora Vector Engine, Outlines Roadmap

November 30, 2019May 25, 2021 David Schor

Intel Announces Keem Bay: 3rd Generation Movidius VPU

November 12, 2019May 25, 2021 David Schor

Arm Launches the Cortex-M55 and Its MicroNPU Companion, the Ethos-U55

February 10, 2020May 25, 2021 David Schor

TSMC N7+ EUV Process Starts Shipping

October 7, 2019May 25, 2021 David Schor

Arm Targets Data Centers with New Roadmaps, Architectures, and Standards

December 16, 2018May 25, 2021 David Schor

IBM Introduces Next-Gen Z Mainframe: The z15; Wider Cores, More Cores, More Cache, Still 5.2 GHz

September 14, 2019May 25, 2021 David Schor

Leaked Intel Server Roadmap Shows Sapphire Rapids With DDR5/PCIe 5.0 For 2021, Granite Rapids For 2022

May 21, 2019May 25, 2021 David Schor

ARM WorldView All

IEDM 2020 Interconnects Packaging Subscriber Only Content

A Look At Trishul: Arm’s First High-Density 3D Logic Stacked Test-Chip

June 11, 2021June 11, 2021 David Schor

Architectures Interconnects Network-on-Chip

Arm Launches New Coherent And SoC Interconnects: CI-700 & NI-700

May 25, 2021May 25, 2021 David Schor

Architectures Interconnects Mobile Processors

Arm Launches The DSU-110 For New Armv9 CPU Clusters

May 25, 2021May 25, 2021 David Schor

Architectures Embedded Processors Mobile Processors

Arm Launches Its New Flagship Performance Armv9 Core: Cortex-X2

May 25, 2021May 25, 2021 David Schor

Architectures Embedded Processors Mobile Processors

Arm Unveils Next-Gen Armv9 Little Core: Cortex-A510

May 25, 2021May 26, 2021 David Schor

Architectures Embedded Processors Mobile Processors

Arm Unveils Next-Gen Armv9 Big Core: Cortex-A710

May 25, 2021May 25, 2021 David Schor

About

WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

WikiChip Links

Main Site
WikiChip Fuse
Newsletter

Main Site
WikiChip Fuse