Skip to content

Sunday, December 4, 2022

Latest:

SiFive Announces New Cores, BiFurcates Line Into Performance And Efficiency Cores
Intel, SiFive Demo High-Performance RISC-V Horse Creek Dev Platform On Intel 4 Process
TSMC Demos SoIC_H for High-Bandwidth HPC Applications
Intel Rolls Out 13th Gen Core, Raptor Lake Processors; Cranks Up The Frequency
The NPU Inside Every Intel PC

WikiChip Fuse

Your Chips and Semi News

Home
Account
Main Site
Architectures
- x86
- ARM
- RISC-V
- Power ISA
- MIPS
Supercomputers
14 nm
12nm
10nm
7nm
5nm

Account

Login

Recent

SiFive Announces New Cores, BiFurcates Line Into Performance And Efficiency Cores
November 1, 2022November 2, 2022 David Schor
Intel, SiFive Demo High-Performance RISC-V Horse Creek Dev Platform On Intel 4 Process
October 7, 2022October 7, 2022 David Schor
TSMC Demos SoIC_H for High-Bandwidth HPC Applications
October 4, 2022October 4, 2022 David Schor
Intel Rolls Out 13th Gen Core, Raptor Lake Processors; Cranks Up The Frequency
October 1, 2022October 3, 2022 David Schor
The NPU Inside Every Intel PC
September 30, 2022September 30, 2022 David Schor
SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators
September 20, 2022September 20, 2022 David Schor

Random Picks

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling

August 19, 2021August 19, 2021 David Schor

Intel introduces the Intel Thread Director for heterogeneous multi-core workload scheduling

Architectures Server Processors

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs

August 19, 2021August 19, 2021 David Schor

Architectures Data Processing Unit Desktop Processors Mobile Processors

Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance

August 19, 2021August 21, 2021 David Schor

Architectures Desktop Processors Mobile Processors

Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC

August 19, 2021August 19, 2021 David Schor

Architectures Desktop Processors Mobile Processors Server Processors

Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs

August 19, 2021August 19, 2021 David Schor

Architectures Server Processors

Intel Launches 3rd Gen Ice Lake Xeon Scalable

April 6, 2021May 23, 2021 David Schor

Random

ARM Announces the Mali-C52 and Mali-C32 ISPs for Intelligent Vision Devices

January 3, 2019May 25, 2021 David Schor

Intel Launches Entry-Level Comet Lake Xeon Ws

May 13, 2020May 23, 2021 David Schor

5th Gen CoWoS-S Extends 3 Reticle Size

August 2, 2021August 2, 2021 David Schor

Qualcomm introduces a new Vision Intelligence Platform

April 12, 2018May 25, 2021 Matt Larson

Intel launches 8th Gen Core with Radeon RX Vega Graphics

January 7, 2018May 25, 2021 David Schor

Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

June 28, 2022June 28, 2022 David Schor

ASML Q4: NXE:3400C Machines Ramp; Strong Growth Due to EUV in 2020

January 22, 2020May 25, 2021 David Schor

ARM WorldView All

Architectures Mobile Processors

Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

June 28, 2022June 28, 2022 David Schor

Mobile Processors

Arm Unveils Next-Gen Flagship Core: Cortex-X3

June 28, 2022June 28, 2022 David Schor

Architectures Mobile Processors

Arm Introduces The Cortex-A715

June 28, 2022June 29, 2022 David Schor

Architectures Server Processors

Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip

October 20, 2021October 20, 2021 David Schor

Data Processing Unit

Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration

June 28, 2021June 28, 2021 David Schor

Architectures

Arm Introduces Its Confidential Compute Architecture

June 23, 2021June 23, 2021 David Schor

About

WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

WikiChip Links

Main Site
WikiChip Fuse
Newsletter

Main Site
WikiChip Fuse