TSMC Details 5 nm
FoundriesIEDM 2019ISSCC 2020Process Technologies March 21, 2020 0
TSMC details its 5-nanometer node for mobile and HPC applications. The process features the industry’s highest density transistors with a high-mobility channel and highest-density SRAM cells.
Read more
TSMC Announces 2x Reticle CoWoS For Next-Gen 5nm HPC Applications
InterconnectsPackagingProcess Technologies March 3, 2020 0
TSMC announces an enhancement to its CoWoS packaging technology with support for up to 2x the reticle size. The new technology is ready for next-generation 5-nanometer HPC applications.
Read more
Zhaoxin Unveiled Next-Generation x86 SoC Plans: 32-Core Servers, Sub-7nm Client Designs
Desktop ProcessorsMobile ProcessorsRoadmapsServer Processors December 12, 2019 0
Zhaoxin unveiled plans for two new x86 SoC designs: a high-performance 16-nanometer server chip with up to 32 cores and a separate 7 nm mobile and desktop chip.
Read more
Intel 2020s Process Technology Roadmap: 10nm+++, 3nm, 2nm, and 1.4nm for 2029
IEDM 2019Process TechnologiesRoadmaps December 10, 2019 1
Intel’s process technology roadmap reveals decade-out plans, including a future 10nm+++ node and even a 1.4nm node heading into 2029.
Read more
Samsung Ramps 7nm, Preps 5nm, And Adds 6nm
Process Technologies April 16, 2019 0
Samsung is announcing the completion of their 5-nanometer process design and the ramping of their 7 nm process.
Read more
TSMC Starts 5-Nanometer Risk Production
Process Technologies April 6, 2019 0
TSMC 5-nanometer node has entered risk production with PDKs available for production design. Here’s is our initial density estimates.
Read more-
TSMC Details 5 nm
-
ISSCC 2018: AMD’s Zeppelin; Multi-chip routing and packaging
-
A Look At The Ice Lake Thunderbolt 3 Integration
-
CEA-Leti Demos a 6-Chiplet 96-Core 3D-Stacked MIPS Processor
-
TSMC Announces 2x Reticle CoWoS For Next-Gen 5nm HPC Applications
-
A Look At Celerity’s Second-Gen 496-Core RISC-V Mesh NoC
