Skip to content
Saturday, April 17, 2021
Latest:
  • Intel Launches 3rd Gen Ice Lake Xeon Scalable
  • Arm Highlights Near-Term Roadmap
  • Arm Launches ARMv9
  • Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support
  • The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids
WikiChip Fuse

WikiChip Fuse

Your Chips and Semi News

  • Home
  • Main Site
  • Architectures
    • x86
    • ARM
    • RISC-V
    • Power ISA
    • MIPS
  • Supercomputers
  • 14 nm
  • 12nm
  • 10nm
  • 7nm
  • 5nm

inference

Architectures Neural Processors 

Arm Launches the Cortex-M55 and Its MicroNPU Companion, the Ethos-U55

February 10, 2020 David Schor 0 Comments ARM, Arm Ethos, Cortex, Cortex-M55, inference, neural processors

Arm launches two new IPs for deeply-embedded AI: the Cortex-M55 with the new M-Profile Vector Extension (Helium), and the Ethos-U55, an ultra-low-power dedicated NPU for embedded applications.

Read more
Architectures Linley Processor Conference Neural Processors 

Arm Ethos is for Ubiquitous AI At the Edge

February 6, 2020 David Schor 0 Comments AI, ARM, Arm Ethos, Arm ML Processor (MLP), inference, neural processors

Arm’s Ethos family takes aim at ubiquitous AI with NPUs for ultra-low power IoT to high-performance smartphones and AR/VR.

Read more
Architectures Neural Processors Server Processors 

Centaur New x86 Server Processor Packs an AI Punch

January 24, 2020 David Schor 3 Comments 16nm, AI, AVX-512, Centaur Technology, CHA, inference, neural processors, x86

A look at Centaur’s new server-class x86 SoC with an integrated neural processor.

Read more
Architectures Circuit Design Manycore Processors Network-on-Chip Neural Processors VLSI 2019 

A Look At Celerity’s Second-Gen 496-Core RISC-V Mesh NoC

January 12, 2020 David Schor 0 Comments 16nm, AI, Celerity, DARPA, DARPA CRAFT, inference, Network-on-Chip (NoC), neural processors, PLL, RISC-V, VLSI, VLSI 2019

A look at the 496-core RISC-V manycore array, network-on-chip, and the digital PLL of the Celerity open-source RISC-V tiered accelerator.

Read more
Architectures Hot Chips 31 Neural Processors 

A Look At The Habana Inference And Training Neural Processors

December 15, 2019 David Schor 3 Comments 16nm, AI, Gaudi, Goya, Habana Labs, Hot Chips, Hot Chips 31, inference, neural processors, OCP Accelerator Module (OAM), training

A look at the Habana inference and training neural processors designed for the acceleration of data center workloads.

Read more
Architectures Embedded Processors Neural Processors Server Processors 

Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512

December 9, 2019 David Schor 3 Comments 16nm, AVX-512, Centaur Technology, CHA, inference, neural processors, VIA Technologies, x86

Centaur lifts the veil on CNS, its next-generation x86 core for data center and edge computing. The core improving performance in many areas and adds support for the AVX-512 extension.

Read more
Neural Processors Supercomputing 19 

Intel Starts Shipping Initial Nervana NNP Lineup

December 6, 2019 David Schor 2 Comments AI, inference, Intel, neural processors, NNP, NNP-T, NPP-L, OCP Accelerator Module (OAM), Spring Crest, Spring Hill, Supermicro, training

Intel starts shipping its initial Nervana NNP lineup for both inference and training acceleration with four initial models in three different form factors.

Read more
Architectures 

Groq Tensor Streaming Processor Delivers 1 PetaOPS of Compute

November 15, 2019 David Schor 0 Comments AI, Groq, inference, neural processors, Software Defined Hardware (SDH), Tensor Streaming Architecture (TSA), Tensor Streaming Processor (TSP)

AI startup Groq makes an initial disclosure of their Tensor Streaming Processor (TSP); a single chip capable of 1 petaOPS or 250 teraFLOPS of compute.

Read more
Neural Processors 

Intel Announces Keem Bay: 3rd Generation Movidius VPU

November 12, 2019 David Schor 0 Comments AI, inference, Intel, Intel AI Summit, Movidius, neural processors

Intel announces Keem Bay, its 3rd-generation Movidius VPU edge inference processor.

Read more
Architectures Hot Chips 31 Neural Processors 

Intel Spring Hill: Morphing Ice Lake SoC Into A Power-Efficient Data Center Inference Accelerator

October 20, 2019 David Schor 6 Comments 10nm, AI, inference, Intel, Nervana, neural processors, Spring Hill, Sunny Cove, Tensilica Vision DSP, Tensilica Vision P6, x86

First detailed at Hot Chips 31, Intel Spring Hill morphs the Ice Lake SoC into a highly power-efficient data center inference accelerator.

Read more
  • ← Previous

Top Six Articles

  • Intel Launches 3rd Gen Ice Lake Xeon Scalable
  • TSMC Details 5 nm
  • IBM Doubles Its 14nm eDRAM Density, Adds Hundreds of Megabytes of Cache
  • Core i7-8700K overclockability silicon lottery stats
  • TSMC Talks 7nm, 5nm, Yield, And Next-Gen 5G And HPC Packaging
  • The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

Recent

  • Intel Launches 3rd Gen Ice Lake Xeon Scalable

    Intel Launches 3rd Gen Ice Lake Xeon Scalable

    April 6, 2021April 6, 2021 David Schor 0
  • Arm Highlights Near-Term Roadmap

    Arm Highlights Near-Term Roadmap

    April 4, 2021April 5, 2021 David Schor 0
  • Arm Launches ARMv9

    Arm Launches ARMv9

    March 30, 2021March 30, 2021 David Schor 2
  • Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    September 22, 2020September 30, 2020 David Schor 3
  • The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    June 29, 2020September 19, 2020 David Schor 10
  • Arm’s New Cortex-M55 Breathes Helium

    Arm’s New Cortex-M55 Breathes Helium

    June 20, 2020 David Schor 0
  • Comment
  • Recent
  • Briny says:

    Given how often secure architectures have been bro...

  • Piotr says:

    Will SVE2 be mandatory in ARMv9 or not?...

  • Not Ludwig says:

    Intel has already canceled this chip so it doesn't...

  • Sanne Deijkers says:

    Hi, very nice article which really give insight in...

  • Solendore says:

    Intel 7nm (237 MTr/mm^2) will be competitive with...

  • Intel Launches 3rd Gen Ice Lake Xeon Scalable

    Intel Launches 3rd Gen Ice Lake Xeon Scalable

    April 6, 2021April 6, 2021 David Schor 0
    Arm Highlights Near-Term Roadmap

    Arm Highlights Near-Term Roadmap

    April 4, 2021April 5, 2021 David Schor 0
    Arm Launches ARMv9

    Arm Launches ARMv9

    March 30, 2021March 30, 2021 David Schor 2
    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    September 22, 2020September 30, 2020 David Schor 3
    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    June 29, 2020September 19, 2020 David Schor 10

    Random Picks

    A Look at Cavium’s New High-Performance ARM Microprocessors and the Isambard Supercomputer

    A Look at Cavium’s New High-Performance ARM Microprocessors and the Isambard Supercomputer

    June 3, 2018 David Schor 0
    Arm Launches the Cortex-M55 and Its MicroNPU Companion, the Ethos-U55

    Arm Launches the Cortex-M55 and Its MicroNPU Companion, the Ethos-U55

    February 10, 2020 David Schor 0
    Samsung quietly unveils their latest flagship processor: Exynos 9 Series 9810

    Samsung quietly unveils their latest flagship processor: Exynos 9 Series 9810

    November 10, 2017 David Schor 0
    Intel, AMD Add New Mobile Pro Processors

    Intel, AMD Add New Mobile Pro Processors

    April 16, 2019 David Schor 0
    Qualcomm introduces a new Vision Intelligence Platform

    Qualcomm introduces a new Vision Intelligence Platform

    April 12, 2018 Matt Larson 0

    Random Tags

    2.5D packaging 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 12nm 14 nm 16nm AI AMD ARM ARMv8 chiplet Coffee Lake Core i5 Core i7 edge computing EMIB EUV FinFET Foveros FPGA GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen Zen 2

    x86 WorldView All

    Intel Launches 3rd Gen Ice Lake Xeon Scalable
    Architectures Server Processors 

    Intel Launches 3rd Gen Ice Lake Xeon Scalable

    April 6, 2021April 6, 2021 David Schor 0

    Intel launches its 3rd Generation Xeon Scalable, formerly Ice Lake. Fabricated on the company’s 10nm process, those server chips go up to 40 Sunny Cove cores and offer a 20% IPC improvement over the prior generation.

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids
    Architectures 

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    June 29, 2020September 19, 2020 David Schor 10
    Centaur New x86 Server Processor Packs an AI Punch
    Architectures Neural Processors Server Processors 

    Centaur New x86 Server Processor Packs an AI Punch

    January 24, 2020 David Schor 3
    Zhaoxin Unveiled Next-Generation x86 SoC Plans: 32-Core Servers, Sub-7nm Client Designs
    Desktop Processors Mobile Processors Roadmaps Server Processors 

    Zhaoxin Unveiled Next-Generation x86 SoC Plans: 32-Core Servers, Sub-7nm Client Designs

    December 12, 2019 David Schor 0
    Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512
    Architectures Embedded Processors Neural Processors Server Processors 

    Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512

    December 9, 2019 David Schor 3
    SC19: Aurora Supercomputer To Feature Intel First Exascale Xe GPGPU, 7nm Ponte Vecchio
    Architectures Roadmaps Server Processors Supercomputers Supercomputing 19 

    SC19: Aurora Supercomputer To Feature Intel First Exascale Xe GPGPU, 7nm Ponte Vecchio

    November 17, 2019 David Schor 1

    Random

    IBM Open Sources Power ISA, Delays POWER10 to 2021

    September 12, 2019 David Schor 0
    Intel launches 8th Gen Core with Radeon RX Vega Graphics

    Intel launches 8th Gen Core with Radeon RX Vega Graphics

    January 7, 2018 David Schor 0
    TSMC To Build A 5-Nanometer Fab In Arizona; Invest $12B Over The Next 8 Years

    TSMC To Build A 5-Nanometer Fab In Arizona; Invest $12B Over The Next 8 Years

    May 14, 2020 David Schor 0
    Intel Discloses 9th Gen Core, Refreshes Core X, And Reintroduces STIM

    Intel Discloses 9th Gen Core, Refreshes Core X, And Reintroduces STIM

    October 14, 2018 David Schor 0
    Cambricon Reaches for the Cloud With a Custom AI Accelerator, Talks 7nm IPs

    Cambricon Reaches for the Cloud With a Custom AI Accelerator, Talks 7nm IPs

    May 26, 2018 David Schor 0
    Fujitsu Completes Post-K ARM CPU Prototype

    Fujitsu Completes Post-K ARM CPU Prototype

    June 24, 2018 David Schor 0
    TSMC Ramps 5nm, Discloses 3nm to Pack Over a Quarter-Billion Transistors Per Square Millimeter

    TSMC Ramps 5nm, Discloses 3nm to Pack Over a Quarter-Billion Transistors Per Square Millimeter

    April 17, 2020 David Schor 6

    ARM WorldView All

    Arm Highlights Near-Term Roadmap
    Roadmaps 

    Arm Highlights Near-Term Roadmap

    April 4, 2021April 5, 2021 David Schor 0
    Arm Launches ARMv9
    Architectures Roadmaps 

    Arm Launches ARMv9

    March 30, 2021March 30, 2021 David Schor 2
    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support
    Roadmaps Server Processors 

    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    September 22, 2020September 30, 2020 David Schor 3
    Arm’s New Cortex-M55 Breathes Helium
    Architectures Embedded Processors 

    Arm’s New Cortex-M55 Breathes Helium

    June 20, 2020 David Schor 0
    Arm Unveils the Cortex-A78: When Less Is More
    Architectures Mobile Processors 

    Arm Unveils the Cortex-A78: When Less Is More

    May 26, 2020 David Schor 0
    Arm Cortex-X1: The First From The Cortex-X Custom Program
    Architectures Mobile Processors 

    Arm Cortex-X1: The First From The Cortex-X Custom Program

    May 26, 2020 David Schor 0

    About

    WikiChip
    WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

    WikiChip Links

    • Main Site
    • WikiChip Fuse
    • Newsletter
    • Main Site
    • WikiChip Fuse

    Copyright © 2021 WikiChip LLC. All rights reserved.