Skip to content
Thursday, July 10, 2025
Latest:
  • Arm Launches Next-Gen Big-Core: Cortex-A725
  • Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925
  • Arm Launches Next-Gen Flagship Cortex-X925
  • Amazon Debuts 4th Gen Graviton
  • Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium
WikiChip Fuse

WikiChip Fuse

Your Chips and Semi News

  • Home
  • Account
  • Main Site
  • Architectures
    • x86
    • ARM
    • RISC-V
    • Power ISA
    • MIPS
  • Supercomputers
  • 14 nm
  • 12nm
  • 10nm
  • 7nm
  • 5nm

Movidius

Neural Processors 

Intel Announces Keem Bay: 3rd Generation Movidius VPU

November 12, 2019May 25, 2021 David Schor AI, inference, Intel, Intel AI Summit, Movidius, neural processors

Intel announces Keem Bay, its 3rd-generation Movidius VPU edge inference processor.

Read more

Top Six Articles

  • TSMC N3, And Challenges Ahead
  • A Look At Intel 4 Process Technology
  • Arm Launches Next-Gen Big-Core: Cortex-A725
  • TSMC Talks 7nm, 5nm, Yield, And Next-Gen 5G And HPC Packaging
  • Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925
  • TSMC 7nm HD and HP Cells, 2nd Gen 7nm, And The Snapdragon 855 DTCO

Recent

  • Arm Launches Next-Gen Big-Core: Cortex-A725

    Arm Launches Next-Gen Big-Core: Cortex-A725

    May 29, 2024May 29, 2024 David Schor
  • Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925

    Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925

    May 29, 2024May 29, 2024 David Schor
  • Arm Launches Next-Gen Flagship Cortex-X925

    Arm Launches Next-Gen Flagship Cortex-X925

    May 29, 2024May 29, 2024 David Schor
  • Amazon Debuts 4th Gen Graviton

    Amazon Debuts 4th Gen Graviton

    December 8, 2023December 9, 2023 David Schor
  • Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium

    Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium

    November 22, 2023November 22, 2023 David Schor
  • Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

    Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

    May 28, 2023May 28, 2023 David Schor

Random Picks

Intel Launches Stratix 10 GX 10M; 10M LEs, Two Massive Interconnected Dies

Intel Launches Stratix 10 GX 10M; 10M LEs, Two Massive Interconnected Dies

November 7, 2019May 25, 2021 David Schor
VLSI 2018: Next Week’s Samsung and GlobalFoundries Papers

VLSI 2018: Next Week’s Samsung and GlobalFoundries Papers

June 17, 2018May 25, 2021 David Schor
Samsung 17nm follows Intel 16

Samsung 17nm follows Intel 16

May 22, 2022May 22, 2022 David Schor
Goldmont Plus detailed, large improvements, setting the stage for a 32-core model

Goldmont Plus detailed, large improvements, setting the stage for a 32-core model

December 26, 2017May 25, 2021 David Schor
Intel, SiFive Demo High-Performance RISC-V Horse Creek Dev Platform On Intel 4 Process

Intel, SiFive Demo High-Performance RISC-V Horse Creek Dev Platform On Intel 4 Process

October 7, 2022October 7, 2022 David Schor

Random Tags

2.5D packaging 3 nm 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 14 nm 16nm AI AMD ARM ARMv8 ARMv9 chiplet Coffee Lake Core i5 Core i7 Cortex Cortex-A edge computing EMIB EUV FinFET GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung subscriber only (general) Supercomputers TSMC VLSI Symposium x86 Zen

x86 WorldView All

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling
Desktop Processors Mobile Processors 

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling

August 19, 2021August 19, 2021 David Schor

Intel introduces the Intel Thread Director for heterogeneous multi-core workload scheduling

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs
Architectures Server Processors 

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs

August 19, 2021August 19, 2021 David Schor
Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance
Architectures Data Processing Unit Desktop Processors Mobile Processors 

Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance

August 19, 2021August 21, 2021 David Schor
Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC
Architectures Desktop Processors Mobile Processors 

Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC

August 19, 2021August 19, 2021 David Schor
Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs
Architectures Desktop Processors Mobile Processors Server Processors 

Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs

August 19, 2021August 19, 2021 David Schor
Intel Launches 3rd Gen Ice Lake Xeon Scalable
Architectures Server Processors 

Intel Launches 3rd Gen Ice Lake Xeon Scalable

April 6, 2021May 23, 2021 David Schor

Random

Analog AI Startup Mythic To Compute And Scale In Flash

Analog AI Startup Mythic To Compute And Scale In Flash

October 6, 2019May 25, 2021 David Schor
TSMC N3, And Challenges Ahead

TSMC N3, And Challenges Ahead

May 27, 2023May 27, 2023 David Schor
Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling

August 19, 2021August 19, 2021 David Schor
Japanese AI Startup Preferred Networks Designed A Custom Half-petaFLOPS Training Chip

Japanese AI Startup Preferred Networks Designed A Custom Half-petaFLOPS Training Chip

November 24, 2019May 25, 2021 David Schor
TSMC 7nm HD and HP Cells, 2nd Gen 7nm, And The Snapdragon 855 DTCO

TSMC 7nm HD and HP Cells, 2nd Gen 7nm, And The Snapdragon 855 DTCO

June 16, 2019May 25, 2021 David Schor
Samsung 3nm GAA Inches Towards Productization With SRAM, SoC Test Vehicles

Samsung 3nm GAA Inches Towards Productization With SRAM, SoC Test Vehicles

July 8, 2021July 8, 2021 David Schor
Intel Stratix 10 DX Adds PCIe Gen 4.0, Cache Coherency: UPI As Stopgap

Intel Stratix 10 DX Adds PCIe Gen 4.0, Cache Coherency: UPI As Stopgap

September 20, 2019May 25, 2021 David Schor

ARM WorldView All

Arm Launches Next-Gen Big-Core: Cortex-A725
Architectures Desktop Processors Embedded Processors Mobile Processors 

Arm Launches Next-Gen Big-Core: Cortex-A725

May 29, 2024May 29, 2024 David Schor
Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925
Architectures Desktop Processors Embedded Processors Mobile Processors Roadmaps 

Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925

May 29, 2024May 29, 2024 David Schor
Arm Launches Next-Gen Flagship Cortex-X925
Architectures Desktop Processors Server Processors 

Arm Launches Next-Gen Flagship Cortex-X925

May 29, 2024May 29, 2024 David Schor
Amazon Debuts 4th Gen Graviton
Server Processors 

Amazon Debuts 4th Gen Graviton

December 8, 2023December 9, 2023 David Schor
Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium
Embedded Processors Mobile Processors 

Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium

November 22, 2023November 22, 2023 David Schor
Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core
Architectures Desktop Processors Mobile Processors Server Processors 

Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

May 28, 2023May 28, 2023 David Schor

About

WikiChip
WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

WikiChip Links

  • Main Site
  • WikiChip Fuse
  • Newsletter
  • Main Site
  • WikiChip Fuse

Copyright © 2025 WikiChip LLC. All rights reserved.