Circuit Design Foundries ISSCC 2021 Process Technologies Roadmaps Subscriber Only Content VLSI 2021 

Samsung 3nm GAA Inches Towards Productization With SRAM, SoC Test Vehicles

David Schor , , , ,

Samsung in collaboration with Synopsys recently announced they taped out the first high-performance and multi-subsystem system-on-chip on Samsung's upcoming 3-nanometer gate-all-around process technology. The tapeout - which took place earlier this year - marks product design completion the company says.

This article is reserved for our subscribers.

In addition to our usual, free, coverage of cutting-edge semiconductor technologies and state-of-art chips, a subscription offers exclusive, early access to additional articles such as this one. Learn more here.

Related Articles

EUV State, NXE:3600D, and Pellicle Readiness and Industrialization

A Look At Samsung’s 4LPE Process

TSMC N3, And Challenges Ahead

Intel Announces 20Å Node: RibbonFET Devices, PowerVia, 2024 Ramp

Inside Baidu’s In-House Neural Processor

The NPU Inside Every Intel PC

Spelling error report

The following text will be sent to our editors:

Send