Skip to content
Thursday, April 22, 2021
Latest:
  • Intel Launches 3rd Gen Ice Lake Xeon Scalable
  • Arm Highlights Near-Term Roadmap
  • Arm Launches ARMv9
  • Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support
  • The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids
WikiChip Fuse

WikiChip Fuse

Your Chips and Semi News

  • Home
  • Main Site
  • Architectures
    • x86
    • ARM
    • RISC-V
    • Power ISA
    • MIPS
  • Supercomputers
  • 14 nm
  • 12nm
  • 10nm
  • 7nm
  • 5nm

VLSI Symposium

Process Technologies VLSI 2019 

Intel Expands 22FFL With Production-Ready RRAM and MRAM on FinFET

October 18, 2019 David Schor 0 Comments 22 nm, 22FFL, Intel, Intel Custom Foundry, MRAM, non-volatile memory, ReRAM, RRAM, VLSI 2019, VLSI Symposium

Intel expands its 22FFL process with new production-ready MRAM and RRAM technologies.

Read more
Packaging Process Technologies SEMICON West 2019 VLSI 2019 

TSMC Talks 7nm, 5nm, Yield, And Next-Gen 5G And HPC Packaging

July 28, 2019 David Schor 3 Comments 3D packaging, 3nm, 5nm, 6nm, 7nm, CoWoS, InFO, InFO_AiP, InFO_MS, InFO_oS, N5, N5P, N6, N7, N7P, SemiConWest, SoIC, TSMC, VLSI 2019, VLSI Symposium

An update on TSMC current and forthcoming logic process nodes as well as their next-generation advanced packaging technologies.

Read more
Interconnects Packaging Server Processors VLSI 2019 

TSMC Demonstrates A 7nm Arm-Based Chiplet Design for HPC

June 22, 2019 David Schor 0 Comments 7nm, ARM, ARMv8, chiplet, Cortex-A72, CoWoS, LIPINCON, TSMC, VLSI 2019, VLSI Symposium

A look at a high-performance 7nm Arm-based chiplet architecture which was recently presented by TSMC at the 2019 VLSI Symposium.

Read more
Process Technologies VLSI 2019 

TSMC 7nm HD and HP Cells, 2nd Gen 7nm, And The Snapdragon 855 DTCO

June 16, 2019 David Schor 6 Comments 7HPC, 7nm, FinFET, SDM845, SDM855, Snapdragon 800, Snapdragon 855, TSMC, VLSI 2019, VLSI Symposium

Update and analysis of TSMC 7-nanometer node low-power and high-performance cells, 2nd generation 7nm, and the design technology co-optimization (DTCO) effort that went into the Snapdragon 855 SoC.

Read more
Process Technologies VLSI 2018 

VLSI 2018: Samsung’s 2nd Gen 7nm, EUV Goes HVM

August 4, 2018 David Schor 2 Comments 7LPP, 7nm, EUV, process technology, Samsung, VLSI 2018, VLSI Symposium

A look at Samsung’s 2nd generation 7nm process that was recently disclosed at the 38th Symposium on VLSI Technology.

Read more
Process Technologies VLSI 2018 

VLSI 2018: Samsung’s 8nm 8LPP, a 10nm extension

July 1, 2018 David Schor 3 Comments 10LPE, 10LPP, 10nm, 8LPP, 8nm, FinFET, Samsung, VLSI 2018, VLSI Symposium

A look at Samsung’s 8nm 8LPP process that was recently disclosed at the 38th Symposium on VLSI Technology.

Read more
Process Technologies VLSI 2018 

VLSI 2018: Samsung’s 11nm nodelet, 11LPP

June 30, 2018 David Schor 0 Comments 10 nm, 11 nm, 11LPP, 14 nm, FinFET, Samsung, VLSI 2018, VLSI Symposium

A look at Samsung’s 11nm 11LPP process that was recently disclosed at the 38th Symposium on VLSI Technology.

Read more
VLSI 2018 

VLSI 2018: Next Week’s Samsung and GlobalFoundries Papers

June 17, 2018 David Schor 0 Comments 10 nm, 14 nm, 7 nm, 8 nm, FinFET, GlobalFoundries, Qualcomm, Samsung, VLSI 2018, VLSI Symposium

A preview of some of the process technology papers from next week’s VLSI Symposium.

Read more

Top Six Articles

  • TSMC Details 5 nm
  • Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512
  • IEDM 2017 + ISSCC 2018: Intel’s 10nm, switching to cobalt interconnects
  • Arm Launches ARMv9
  • IBM Releases Power ISA v3.1; To Present POWER10 At Hot Chips 32
  • Intel Launches 3rd Gen Ice Lake Xeon Scalable

Recent

  • Intel Launches 3rd Gen Ice Lake Xeon Scalable

    Intel Launches 3rd Gen Ice Lake Xeon Scalable

    April 6, 2021April 6, 2021 David Schor 1
  • Arm Highlights Near-Term Roadmap

    Arm Highlights Near-Term Roadmap

    April 4, 2021April 5, 2021 David Schor 0
  • Arm Launches ARMv9

    Arm Launches ARMv9

    March 30, 2021March 30, 2021 David Schor 3
  • Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    September 22, 2020September 30, 2020 David Schor 3
  • The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    June 29, 2020September 19, 2020 David Schor 10
  • Arm’s New Cortex-M55 Breathes Helium

    Arm’s New Cortex-M55 Breathes Helium

    June 20, 2020 David Schor 0
  • Comment
  • Recent
  • JayN says:

    Interesting addition of avx512 IFMA. A 2018 artic...

  • Briny says:

    Given how often secure architectures have been bro...

  • Piotr says:

    Will SVE2 be mandatory in ARMv9 or not?...

  • Asd says:

    A popup asked me to comment, so here's a comment!...

  • Not Ludwig says:

    Intel has already canceled this chip so it doesn't...

  • Intel Launches 3rd Gen Ice Lake Xeon Scalable

    Intel Launches 3rd Gen Ice Lake Xeon Scalable

    April 6, 2021April 6, 2021 David Schor 1
    Arm Highlights Near-Term Roadmap

    Arm Highlights Near-Term Roadmap

    April 4, 2021April 5, 2021 David Schor 0
    Arm Launches ARMv9

    Arm Launches ARMv9

    March 30, 2021March 30, 2021 David Schor 3
    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    September 22, 2020September 30, 2020 David Schor 3
    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    June 29, 2020September 19, 2020 David Schor 10

    Random Picks

    Intel 2020s Process Technology Roadmap: 10nm+++, 3nm, 2nm, and 1.4nm for 2029

    Intel 2020s Process Technology Roadmap: 10nm+++, 3nm, 2nm, and 1.4nm for 2029

    December 10, 2019 David Schor 1
    Eni fires up its supercomputer, breaks into the TOP500’s top ten

    Eni fires up its supercomputer, breaks into the TOP500’s top ten

    January 19, 2018 David Schor 0
    ISSCC 2018: AMD’s Zeppelin; Multi-chip routing and packaging

    ISSCC 2018: AMD’s Zeppelin; Multi-chip routing and packaging

    March 24, 2018 David Schor 6
    AMD Tech Day: the momentum continues with new products, new prices, and 12nm and 7nm announcements

    AMD Tech Day: the momentum continues with new products, new prices, and 12nm and 7nm announcements

    January 8, 2018 David Schor 0
    IBM Adds POWER9 AIO, Pushes for an Open Memory-Agnostic Interface

    IBM Adds POWER9 AIO, Pushes for an Open Memory-Agnostic Interface

    November 3, 2019 David Schor 0

    Random Tags

    2.5D packaging 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 12nm 14 nm 16nm AI AMD ARM ARMv8 chiplet Coffee Lake Core i5 Core i7 edge computing EMIB EUV FinFET Foveros FPGA GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen Zen 2

    x86 WorldView All

    Intel Launches 3rd Gen Ice Lake Xeon Scalable
    Architectures Server Processors 

    Intel Launches 3rd Gen Ice Lake Xeon Scalable

    April 6, 2021April 6, 2021 David Schor 1

    Intel launches its 3rd Generation Xeon Scalable, formerly Ice Lake. Fabricated on the company’s 10nm process, those server chips go up to 40 Sunny Cove cores and offer a 20% IPC improvement over the prior generation.

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids
    Architectures 

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    June 29, 2020September 19, 2020 David Schor 10
    Centaur New x86 Server Processor Packs an AI Punch
    Architectures Neural Processors Server Processors 

    Centaur New x86 Server Processor Packs an AI Punch

    January 24, 2020 David Schor 3
    Zhaoxin Unveiled Next-Generation x86 SoC Plans: 32-Core Servers, Sub-7nm Client Designs
    Desktop Processors Mobile Processors Roadmaps Server Processors 

    Zhaoxin Unveiled Next-Generation x86 SoC Plans: 32-Core Servers, Sub-7nm Client Designs

    December 12, 2019 David Schor 0
    Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512
    Architectures Embedded Processors Neural Processors Server Processors 

    Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512

    December 9, 2019 David Schor 3
    SC19: Aurora Supercomputer To Feature Intel First Exascale Xe GPGPU, 7nm Ponte Vecchio
    Architectures Roadmaps Server Processors Supercomputers Supercomputing 19 

    SC19: Aurora Supercomputer To Feature Intel First Exascale Xe GPGPU, 7nm Ponte Vecchio

    November 17, 2019 David Schor 1

    Random

    SC19: Aurora Supercomputer To Feature Intel First Exascale Xe GPGPU, 7nm Ponte Vecchio

    SC19: Aurora Supercomputer To Feature Intel First Exascale Xe GPGPU, 7nm Ponte Vecchio

    November 17, 2019 David Schor 1
    Samsung 2nd gen 10nm enters HVM, S3 fab ready for primetime

    Samsung 2nd gen 10nm enters HVM, S3 fab ready for primetime

    November 29, 2017 David Schor 0
    VLSI 2018: Next Week’s Samsung and GlobalFoundries Papers

    VLSI 2018: Next Week’s Samsung and GlobalFoundries Papers

    June 17, 2018 David Schor 0
    Intel Silently Launches Cannon Lake

    Intel Silently Launches Cannon Lake

    May 15, 2018 David Schor 0
    TSMC Announces 6-Nanometer Process

    TSMC Announces 6-Nanometer Process

    April 16, 2019 David Schor 0
    Intel Introduces 10nm Agilex FPGAs; Customized Connectivity with HBM, DDR5, PCIe Gen 5, and  112G Transceivers

    Intel Introduces 10nm Agilex FPGAs; Customized Connectivity with HBM, DDR5, PCIe Gen 5, and 112G Transceivers

    April 2, 2019 David Schor 0
    Intel’s Total Memory Encryption, a new x86 extension for full memory encryption

    Intel’s Total Memory Encryption, a new x86 extension for full memory encryption

    December 17, 2017 David Schor 5

    ARM WorldView All

    Arm Highlights Near-Term Roadmap
    Roadmaps 

    Arm Highlights Near-Term Roadmap

    April 4, 2021April 5, 2021 David Schor 0
    Arm Launches ARMv9
    Architectures Roadmaps 

    Arm Launches ARMv9

    March 30, 2021March 30, 2021 David Schor 3
    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support
    Roadmaps Server Processors 

    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    September 22, 2020September 30, 2020 David Schor 3
    Arm’s New Cortex-M55 Breathes Helium
    Architectures Embedded Processors 

    Arm’s New Cortex-M55 Breathes Helium

    June 20, 2020 David Schor 0
    Arm Unveils the Cortex-A78: When Less Is More
    Architectures Mobile Processors 

    Arm Unveils the Cortex-A78: When Less Is More

    May 26, 2020 David Schor 0
    Arm Cortex-X1: The First From The Cortex-X Custom Program
    Architectures Mobile Processors 

    Arm Cortex-X1: The First From The Cortex-X Custom Program

    May 26, 2020 David Schor 0

    About

    WikiChip
    WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

    WikiChip Links

    • Main Site
    • WikiChip Fuse
    • Newsletter
    • Main Site
    • WikiChip Fuse

    Copyright © 2021 WikiChip LLC. All rights reserved.