TSMC Ramps 5nm, Discloses 3nm to Pack Over a Quarter-Billion Transistors Per Square Millimeter
FoundriesProcess TechnologiesRoadmaps April 17, 2020 3
TSMC reports a flat Q1 amid the COVID-19 pandemic, ramps its 5nm node with good yield and discloses key 3-nanometer (N3) details. N3 will be a full node jump over N5 and is expected to offer over a quarter-billion transistors per each millimeter square of silicon.
Read more
7-nanometer contributes the lion’s share of wafer revenue to TSMC’s fourth-quarter driven by growth from smartphones and HPC. The foundry is also preparing the 5-nanometer node for early this year and the 6-nanometer by the end of the year.
Read more
TSMC 5-Nanometer Update
ARM TechCon 2019FoundriesProcess Technologies November 1, 2019 0
An update on TSMC’s upcoming 5-nanometer process technology.
Read more
TSMC N7+ EUV Process Starts Shipping
Process Technologies October 7, 2019 1
TSMC announces its N7+ process which entered HVM earlier this year is now shipping products to market.
Read more
TSMC Talks 7nm, 5nm, Yield, And Next-Gen 5G And HPC Packaging
PackagingProcess TechnologiesSEMICON West 2019VLSI 2019 July 28, 2019 3
An update on TSMC current and forthcoming logic process nodes as well as their next-generation advanced packaging technologies.
Read more
