A Look At Celerity’s Second-Gen 496-Core RISC-V Mesh NoC
ArchitecturesCircuit DesignManycore ProcessorsNetwork-on-ChipNeural ProcessorsVLSI 2019 January 12, 2020 0
A look at the 496-core RISC-V manycore array, network-on-chip, and the digital PLL of the Celerity open-source RISC-V tiered accelerator.
Read moreTop 6 Trending
-
Arm Cortex-X1: The First From The Cortex-X Custom Program
-
Ayar Labs Realizes Co-Packaged Silicon Photonics
-
TSMC Details 5 nm
-
Arm Unveils the Cortex-A78: When Less Is More
-
TSMC Ramps 5nm, Discloses 3nm to Pack Over a Quarter-Billion Transistors Per Square Millimeter
-
Intel Launches Entry-Level Comet Lake Xeon Ws
