WikiChip Fuse
PLL
A Look At Celerity’s Second-Gen 496-Core RISC-V Mesh NoC

A Look At Celerity’s Second-Gen 496-Core RISC-V Mesh NoC

ArchitecturesCircuit DesignManycore ProcessorsNetwork-on-ChipNeural ProcessorsVLSI 2019 January 12, 2020 0

A look at the 496-core RISC-V manycore array, network-on-chip, and the digital PLL of the Celerity open-source RISC-V tiered accelerator.

Read more
© 2019 WikiChip All Rights Reserved