PLL – WikiChip Fuse

Architectures Circuit Design Manycore Processors Network-on-Chip Neural Processors VLSI 2019

A Look At Celerity’s Second-Gen 496-Core RISC-V Mesh NoC

January 12, 2020 David Schor 0 Comments 16nm, AI, Celerity, DARPA, DARPA CRAFT, inference, Network-on-Chip (NoC), neural processors, PLL, RISC-V, VLSI, VLSI 2019

A look at the 496-core RISC-V manycore array, network-on-chip, and the digital PLL of the Celerity open-source RISC-V tiered accelerator.