A Look At Celerity’s Second-Gen 496-Core RISC-V Mesh NoC
ArchitecturesCircuit DesignManycore ProcessorsNetwork-on-ChipNeural ProcessorsVLSI 2019 January 12, 2020 0
A look at the 496-core RISC-V manycore array, network-on-chip, and the digital PLL of the Celerity open-source RISC-V tiered accelerator.
Read moreTop 6 Trending
-
Arm Cortex-X1: The First From The Cortex-X Custom Program
-
IBM Releases Power ISA v3.1; To Present POWER10 At Hot Chips 32
-
Ayar Labs Realizes Co-Packaged Silicon Photonics
-
Intel Launches Entry-Level Comet Lake Xeon Ws
-
IBM Doubles Its 14nm eDRAM Density, Adds Hundreds of Megabytes of Cache
-
TSMC Details 5 nm
