Skip to content
Thursday, September 29, 2022
Latest:
  • SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators
  • N3E Replaces N3; Comes In Many Flavors
  • Samsung Foundry On EUV, Pellicles, Capacity, and Yield
  • Samsung 3nm GAAFET Enters Risk Production; Discusses Next-Gen Improvements
  • Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency
WikiChip Fuse

WikiChip Fuse

Your Chips and Semi News

  • Home
  • Account
  • Main Site
  • Architectures
    • x86
    • ARM
    • RISC-V
    • Power ISA
    • MIPS
  • Supercomputers
  • 14 nm
  • 12nm
  • 10nm
  • 7nm
  • 5nm

Wujian

Architectures Neural Processors 

Alibaba Launches DC Inference Accelerators

September 28, 2019May 25, 2021 David Schor 12nm, AI, Ali-NPU, Alibaba, Hanguang, Hanguang 800, inference, neural processors, Wujian, Xuantie

Alibaba launches its own homegrown inference accelerator for their own cloud.

Read more

Top Six Articles

  • N3E Replaces N3; Comes In Many Flavors
  • SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators
  • Arm Unveils the Cortex-A78: When Less Is More
  • Intel 2021 Process Technology Update: Intel 7, Intel 4, Intel 3, and Intel 20A
  • A Look At Intel 4 Process Technology
  • AMD 3D Stacks SRAM Bumplessly

Recent

  • SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators

    SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators

    September 20, 2022September 20, 2022 David Schor
  • N3E Replaces N3; Comes In Many Flavors

    N3E Replaces N3; Comes In Many Flavors

    September 4, 2022September 4, 2022 David Schor
  • Samsung Foundry On EUV, Pellicles, Capacity, and Yield

    Samsung Foundry On EUV, Pellicles, Capacity, and Yield

    July 25, 2022July 25, 2022 David Schor
  • Samsung 3nm GAAFET Enters Risk Production; Discusses Next-Gen Improvements

    Samsung 3nm GAAFET Enters Risk Production; Discusses Next-Gen Improvements

    July 5, 2022July 5, 2022 David Schor
  • Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

    Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

    June 28, 2022June 28, 2022 David Schor
  • Arm Unveils Next-Gen Flagship Core: Cortex-X3

    Arm Unveils Next-Gen Flagship Core: Cortex-X3

    June 28, 2022June 28, 2022 David Schor

Random Picks

IBM Introduces Next-Gen Z Mainframe: The z15; Wider Cores, More Cores, More Cache, Still 5.2 GHz

IBM Introduces Next-Gen Z Mainframe: The z15; Wider Cores, More Cores, More Cache, Still 5.2 GHz

September 14, 2019May 25, 2021 David Schor
PEZY dominates the new Green500 list

PEZY dominates the new Green500 list

November 13, 2017May 25, 2021 David Schor
Hot Chips 30: AMD Raven Ridge

Hot Chips 30: AMD Raven Ridge

August 26, 2018May 25, 2021 David Schor
Hot Chips 30: Intel Kaby Lake G

Hot Chips 30: Intel Kaby Lake G

September 9, 2018May 25, 2021 David Schor
TSMC Ramps 5nm, Discloses 3nm to Pack Over a Quarter-Billion Transistors Per Square Millimeter

TSMC Ramps 5nm, Discloses 3nm to Pack Over a Quarter-Billion Transistors Per Square Millimeter

April 17, 2020May 25, 2021 David Schor

Random Tags

2.5D packaging 3 nm 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 14 nm 16nm AI AMD ARM ARMv8 ARMv9 chiplet Coffee Lake Core i5 Core i7 Cortex edge computing EMIB EUV FinFET GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung subscriber only (general) Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen

x86 WorldView All

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling
Desktop Processors Mobile Processors 

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling

August 19, 2021August 19, 2021 David Schor

Intel introduces the Intel Thread Director for heterogeneous multi-core workload scheduling

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs
Architectures Server Processors 

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs

August 19, 2021August 19, 2021 David Schor
Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance
Architectures Data Processing Unit Desktop Processors Mobile Processors 

Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance

August 19, 2021August 21, 2021 David Schor
Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC
Architectures Desktop Processors Mobile Processors 

Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC

August 19, 2021August 19, 2021 David Schor
Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs
Architectures Desktop Processors Mobile Processors Server Processors 

Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs

August 19, 2021August 19, 2021 David Schor
Intel Launches 3rd Gen Ice Lake Xeon Scalable
Architectures Server Processors 

Intel Launches 3rd Gen Ice Lake Xeon Scalable

April 6, 2021May 23, 2021 David Schor

Random

Arm Announces a New Security Certification Program for IoT Devices

Arm Announces a New Security Certification Program for IoT Devices

February 25, 2019May 25, 2021 David Schor
5th Gen CoWoS-S Extends 3 Reticle Size

5th Gen CoWoS-S Extends 3 Reticle Size

August 2, 2021August 2, 2021 David Schor
AMD Announces Threadripper 2, Chiplets Aid Core Scaling

AMD Announces Threadripper 2, Chiplets Aid Core Scaling

August 7, 2018May 25, 2021 David Schor
7nm Boosted Zen 2 Capabilities but Doubled the Challenges

7nm Boosted Zen 2 Capabilities but Doubled the Challenges

February 21, 2020May 25, 2021 David Schor
TSMC Details 5 nm

TSMC Details 5 nm

March 21, 2020May 25, 2021 David Schor
Intel Cascade Lake Brings Hardware Mitigations, AI Acceleration, SCM Support

Intel Cascade Lake Brings Hardware Mitigations, AI Acceleration, SCM Support

November 11, 2018May 25, 2021 David Schor
Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512

Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512

December 9, 2019May 25, 2021 David Schor

ARM WorldView All

Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency
Architectures Mobile Processors 

Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

June 28, 2022June 28, 2022 David Schor
Arm Unveils Next-Gen Flagship Core: Cortex-X3
Mobile Processors 

Arm Unveils Next-Gen Flagship Core: Cortex-X3

June 28, 2022June 28, 2022 David Schor
Arm Introduces The Cortex-A715
Architectures Mobile Processors 

Arm Introduces The Cortex-A715

June 28, 2022June 29, 2022 David Schor
Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip
Architectures Server Processors 

Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip

October 20, 2021October 20, 2021 David Schor
Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration
Data Processing Unit 

Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration

June 28, 2021June 28, 2021 David Schor
Arm Introduces Its Confidential Compute Architecture
Architectures 

Arm Introduces Its Confidential Compute Architecture

June 23, 2021June 23, 2021 David Schor

About

WikiChip
WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

WikiChip Links

  • Main Site
  • WikiChip Fuse
  • Newsletter
  • Main Site
  • WikiChip Fuse

Copyright © 2022 WikiChip LLC. All rights reserved.