Skip to content

Thursday, November 21, 2024

Latest:

Arm Launches Next-Gen Big-Core: Cortex-A725
Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925
Arm Launches Next-Gen Flagship Cortex-X925
Amazon Debuts 4th Gen Graviton
Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium

WikiChip Fuse

Your Chips and Semi News

Home
Account
Main Site
Architectures
- x86
- ARM
- RISC-V
- Power ISA
- MIPS
Supercomputers
14 nm
12nm
10nm
7nm
5nm

Graph Processor

Architectures ERI Summit 2019 Server Processors

DARPA ERI: HIVE and Intel PUMA Graph Processor

August 4, 2019May 25, 2021 David Schor DARPA, DARPA HIVE, Graph Processor, Intel PUMA, Programmable Unified Memory Architecture, PUMA

An update on the DAPRA HIVE program and the first disclosure of Intel’s Graph Analytics (GA) processor that is currently under development

Top Six Articles

TSMC N3, And Challenges Ahead
A Look At Intel 4 Process Technology
Inside Rosetta: The Engine Behind Cray’s Slingshot Exascale-Era Interconnect
A Look at Cerebras Wafer-Scale Engine: Half Square Foot Silicon Chip
TSMC Extends Its 5nm Family With A New Enhanced-Performance N4P Node
N3E Replaces N3; Comes In Many Flavors

Recent

Arm Launches Next-Gen Big-Core: Cortex-A725
May 29, 2024May 29, 2024 David Schor
Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925
May 29, 2024May 29, 2024 David Schor
Arm Launches Next-Gen Flagship Cortex-X925
May 29, 2024May 29, 2024 David Schor
Amazon Debuts 4th Gen Graviton
December 8, 2023December 9, 2023 David Schor
Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium
November 22, 2023November 22, 2023 David Schor
Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core
May 28, 2023May 28, 2023 David Schor

Random Picks

Samsung 5 nm and 4 nm Update

October 19, 2019May 25, 2021 David Schor

TSMC N3, And Challenges Ahead

May 27, 2023May 27, 2023 David Schor

Samsung 17nm follows Intel 16

May 22, 2022May 22, 2022 David Schor

Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC

August 19, 2021August 19, 2021 David Schor

Intel Announces 10th Gen Core Processors Based On 10nm Ice Lake, Now Shipping

May 28, 2019May 25, 2021 David Schor

Random Tags

2.5D packaging 3 nm 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 14 nm 16nm AI AMD ARM ARMv8 ARMv9 chiplet Coffee Lake Core i5 Core i7 Cortex Cortex-A edge computing EMIB EUV FinFET GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung subscriber only (general) Supercomputers TSMC VLSI Symposium x86 Zen

x86 WorldView All

Desktop Processors Mobile Processors

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling

August 19, 2021August 19, 2021 David Schor

Intel introduces the Intel Thread Director for heterogeneous multi-core workload scheduling

Architectures Server Processors

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs

August 19, 2021August 19, 2021 David Schor

Architectures Data Processing Unit Desktop Processors Mobile Processors

Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance

August 19, 2021August 21, 2021 David Schor

Architectures Desktop Processors Mobile Processors

Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC

August 19, 2021August 19, 2021 David Schor

Architectures Desktop Processors Mobile Processors Server Processors

Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs

August 19, 2021August 19, 2021 David Schor

Architectures Server Processors

Intel Launches 3rd Gen Ice Lake Xeon Scalable

April 6, 2021May 23, 2021 David Schor

Random

Arm Unveils Next-Gen Armv9 Little Core: Cortex-A510

May 25, 2021May 26, 2021 David Schor

Groq Tensor Streaming Processor Delivers 1 PetaOPS of Compute

November 15, 2019May 25, 2021 David Schor

Qualcomm Launches The Snapdragon 710, A New Premium Mid-Range SoC

May 25, 2018May 25, 2021 David Schor

IEDM 2017: AMD’s grand vision for the future of HPC

December 5, 2017May 25, 2021 David Schor

TSMC Ramps 5nm, Discloses 3nm to Pack Over a Quarter-Billion Transistors Per Square Millimeter

April 17, 2020May 25, 2021 David Schor

Japanese AI Startup Preferred Networks Designed A Custom Half-petaFLOPS Training Chip

November 24, 2019May 25, 2021 David Schor

NEC Readies 2nd Gen Vector Engine

May 15, 2020May 23, 2021 David Schor

ARM WorldView All

Architectures Desktop Processors Embedded Processors Mobile Processors Roadmaps

Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925

May 29, 2024May 29, 2024 David Schor

Architectures Desktop Processors Embedded Processors Mobile Processors

Arm Launches Next-Gen Big-Core: Cortex-A725

May 29, 2024May 29, 2024 David Schor

Architectures Desktop Processors Server Processors

Arm Launches Next-Gen Flagship Cortex-X925

May 29, 2024May 29, 2024 David Schor

Server Processors

Amazon Debuts 4th Gen Graviton

December 8, 2023December 9, 2023 David Schor

Embedded Processors Mobile Processors

Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium

November 22, 2023November 22, 2023 David Schor

Architectures Desktop Processors Mobile Processors Server Processors

Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

May 28, 2023May 28, 2023 David Schor

About

WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

WikiChip Links

Main Site
WikiChip Fuse
Newsletter

Main Site
WikiChip Fuse

Copyright © 2024 WikiChip LLC. All rights reserved.