Skip to content
Thursday, September 29, 2022
Latest:
  • SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators
  • N3E Replaces N3; Comes In Many Flavors
  • Samsung Foundry On EUV, Pellicles, Capacity, and Yield
  • Samsung 3nm GAAFET Enters Risk Production; Discusses Next-Gen Improvements
  • Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency
WikiChip Fuse

WikiChip Fuse

Your Chips and Semi News

  • Home
  • Account
  • Main Site
  • Architectures
    • x86
    • ARM
    • RISC-V
    • Power ISA
    • MIPS
  • Supercomputers
  • 14 nm
  • 12nm
  • 10nm
  • 7nm
  • 5nm

Lake Crest

Architectures Neural Processors 

Intel’s Spring Crest NNP-L Initial Details

April 14, 2019May 25, 2021 David Schor 16nm, AI, inference, Intel, Lake Crest, Linley Processor Conference, Nervana, neural processors, NNP, NNP-I, NNP-L, Spring Crest, Spring Hill, training

An initial look into Intel’s upcoming Nervana Neural Network Processor (NNP) accelerators.

Read more

Top Six Articles

  • N3E Replaces N3; Comes In Many Flavors
  • SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators
  • Arm Unveils the Cortex-A78: When Less Is More
  • A Look At Intel 4 Process Technology
  • Arm Introduces The Cortex-A715
  • AMD 3D Stacks SRAM Bumplessly

Recent

  • SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators

    SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators

    September 20, 2022September 20, 2022 David Schor
  • N3E Replaces N3; Comes In Many Flavors

    N3E Replaces N3; Comes In Many Flavors

    September 4, 2022September 4, 2022 David Schor
  • Samsung Foundry On EUV, Pellicles, Capacity, and Yield

    Samsung Foundry On EUV, Pellicles, Capacity, and Yield

    July 25, 2022July 25, 2022 David Schor
  • Samsung 3nm GAAFET Enters Risk Production; Discusses Next-Gen Improvements

    Samsung 3nm GAAFET Enters Risk Production; Discusses Next-Gen Improvements

    July 5, 2022July 5, 2022 David Schor
  • Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

    Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

    June 28, 2022June 28, 2022 David Schor
  • Arm Unveils Next-Gen Flagship Core: Cortex-X3

    Arm Unveils Next-Gen Flagship Core: Cortex-X3

    June 28, 2022June 28, 2022 David Schor

Random Picks

SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators

SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators

September 20, 2022September 20, 2022 David Schor
Arm Ethos is for Ubiquitous AI At the Edge

Arm Ethos is for Ubiquitous AI At the Edge

February 6, 2020May 25, 2021 David Schor
Qualcomm introduces a new Vision Intelligence Platform

Qualcomm introduces a new Vision Intelligence Platform

April 12, 2018May 25, 2021 Matt Larson
Cambricon Reaches for the Cloud With a Custom AI Accelerator, Talks 7nm IPs

Cambricon Reaches for the Cloud With a Custom AI Accelerator, Talks 7nm IPs

May 26, 2018May 25, 2021 David Schor
UMC Rolls Out 22-Nanometer

UMC Rolls Out 22-Nanometer

December 13, 2019May 25, 2021 David Schor

Random Tags

2.5D packaging 3 nm 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 14 nm 16nm AI AMD ARM ARMv8 ARMv9 chiplet Coffee Lake Core i5 Core i7 Cortex edge computing EMIB EUV FinFET GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung subscriber only (general) Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen

x86 WorldView All

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling
Desktop Processors Mobile Processors 

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling

August 19, 2021August 19, 2021 David Schor

Intel introduces the Intel Thread Director for heterogeneous multi-core workload scheduling

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs
Architectures Server Processors 

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs

August 19, 2021August 19, 2021 David Schor
Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance
Architectures Data Processing Unit Desktop Processors Mobile Processors 

Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance

August 19, 2021August 21, 2021 David Schor
Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC
Architectures Desktop Processors Mobile Processors 

Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC

August 19, 2021August 19, 2021 David Schor
Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs
Architectures Desktop Processors Mobile Processors Server Processors 

Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs

August 19, 2021August 19, 2021 David Schor
Intel Launches 3rd Gen Ice Lake Xeon Scalable
Architectures Server Processors 

Intel Launches 3rd Gen Ice Lake Xeon Scalable

April 6, 2021May 23, 2021 David Schor

Random

Intel Reveals 10nm Sunny Cove Core, a New Core Roadmap, and Teases Ice Lake Chips

Intel Reveals 10nm Sunny Cove Core, a New Core Roadmap, and Teases Ice Lake Chips

December 23, 2018May 25, 2021 David Schor
TSMC Extends Its 5nm Family With A New Enhanced-Performance N4P Node

TSMC Extends Its 5nm Family With A New Enhanced-Performance N4P Node

October 26, 2021October 26, 2021 David Schor
AMD Discloses Initial Zen 2 Details

AMD Discloses Initial Zen 2 Details

November 18, 2018May 25, 2021 David Schor
Arm Launches New Neoverse N2 and V1 Server CPUs: 1.4x-1.5x IPC, SVE, and ARMv9

Arm Launches New Neoverse N2 and V1 Server CPUs: 1.4x-1.5x IPC, SVE, and ARMv9

April 27, 2021May 23, 2021 David Schor
Intel Discloses 9th Gen Core, Refreshes Core X, And Reintroduces STIM

Intel Discloses 9th Gen Core, Refreshes Core X, And Reintroduces STIM

October 14, 2018May 25, 2021 David Schor
DARPA ERI: HIVE and Intel PUMA Graph Processor

DARPA ERI: HIVE and Intel PUMA Graph Processor

August 4, 2019May 25, 2021 David Schor
IEDM 2018: Intel’s 10nm Standard Cell Library and Power Delivery

IEDM 2018: Intel’s 10nm Standard Cell Library and Power Delivery

January 6, 2019May 25, 2021 David Schor

ARM WorldView All

Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency
Architectures Mobile Processors 

Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

June 28, 2022June 28, 2022 David Schor
Arm Unveils Next-Gen Flagship Core: Cortex-X3
Mobile Processors 

Arm Unveils Next-Gen Flagship Core: Cortex-X3

June 28, 2022June 28, 2022 David Schor
Arm Introduces The Cortex-A715
Architectures Mobile Processors 

Arm Introduces The Cortex-A715

June 28, 2022June 29, 2022 David Schor
Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip
Architectures Server Processors 

Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip

October 20, 2021October 20, 2021 David Schor
Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration
Data Processing Unit 

Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration

June 28, 2021June 28, 2021 David Schor
Arm Introduces Its Confidential Compute Architecture
Architectures 

Arm Introduces Its Confidential Compute Architecture

June 23, 2021June 23, 2021 David Schor

About

WikiChip
WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

WikiChip Links

  • Main Site
  • WikiChip Fuse
  • Newsletter
  • Main Site
  • WikiChip Fuse

Copyright © 2022 WikiChip LLC. All rights reserved.