Skip to content
Monday, December 4, 2023
Latest:
  • Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium
  • Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core
  • Arm Introduces A New Big Core, The Cortex-A720
  • Arm Launches Next-Gen Efficiency Core; Cortex-A520
  • TSMC N3, And Challenges Ahead
WikiChip Fuse

WikiChip Fuse

Your Chips and Semi News

  • Home
  • Account
  • Main Site
  • Architectures
    • x86
    • ARM
    • RISC-V
    • Power ISA
    • MIPS
  • Supercomputers
  • 14 nm
  • 12nm
  • 10nm
  • 7nm
  • 5nm

Lake Crest

Architectures Neural Processors 

Intel’s Spring Crest NNP-L Initial Details

April 14, 2019May 25, 2021 David Schor 16nm, AI, inference, Intel, Lake Crest, Linley Processor Conference, Nervana, neural processors, NNP, NNP-I, NNP-L, Spring Crest, Spring Hill, training

An initial look into Intel’s upcoming Nervana Neural Network Processor (NNP) accelerators.

Read more

Top Six Articles

  • Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium
  • A Look At Intel 4 Process Technology
  • TSMC N3, And Challenges Ahead
  • TSMC 5-Nanometer Update
  • AMD 3D Stacks SRAM Bumplessly
  • Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

Recent

  • Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium

    Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium

    November 22, 2023November 22, 2023 David Schor
  • Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

    Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

    May 28, 2023May 28, 2023 David Schor
  • Arm Introduces A New Big Core, The Cortex-A720

    Arm Introduces A New Big Core, The Cortex-A720

    May 28, 2023May 28, 2023 David Schor
  • Arm Launches Next-Gen Efficiency Core; Cortex-A520

    Arm Launches Next-Gen Efficiency Core; Cortex-A520

    May 28, 2023May 28, 2023 David Schor
  • TSMC N3, And Challenges Ahead

    TSMC N3, And Challenges Ahead

    May 27, 2023May 27, 2023 David Schor
  • A Look At AMD’s 3D-Stacked V-Cache

    A Look At AMD’s 3D-Stacked V-Cache

    December 27, 2022December 27, 2022 David Schor

Random Picks

Cavium Takes ARM to Petascale with Astra

Cavium Takes ARM to Petascale with Astra

August 25, 2018May 25, 2021 David Schor
Intel Opens AIB for DARPA’s CHIPS Program as a Royalty-Free Interconnect Standard for Chiplet Architectures

Intel Opens AIB for DARPA’s CHIPS Program as a Royalty-Free Interconnect Standard for Chiplet Architectures

July 24, 2018May 25, 2021 David Schor
IEDM 2022: Did We Just Witness The Death Of SRAM?

IEDM 2022: Did We Just Witness The Death Of SRAM?

December 14, 2022December 15, 2022 David Schor
SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators

SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators

September 20, 2022September 20, 2022 David Schor
Intel, AMD Add New Mobile Pro Processors

Intel, AMD Add New Mobile Pro Processors

April 16, 2019May 25, 2021 David Schor

Random Tags

2.5D packaging 3 nm 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 14 nm 16nm AI AMD ARM ARMv8 ARMv9 chiplet Coffee Lake Core i5 Core i7 Cortex edge computing EMIB EUV FinFET GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung subscriber only (general) Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen

x86 WorldView All

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling
Desktop Processors Mobile Processors 

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling

August 19, 2021August 19, 2021 David Schor

Intel introduces the Intel Thread Director for heterogeneous multi-core workload scheduling

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs
Architectures Server Processors 

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs

August 19, 2021August 19, 2021 David Schor
Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance
Architectures Data Processing Unit Desktop Processors Mobile Processors 

Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance

August 19, 2021August 21, 2021 David Schor
Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC
Architectures Desktop Processors Mobile Processors 

Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC

August 19, 2021August 19, 2021 David Schor
Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs
Architectures Desktop Processors Mobile Processors Server Processors 

Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs

August 19, 2021August 19, 2021 David Schor
Intel Launches 3rd Gen Ice Lake Xeon Scalable
Architectures Server Processors 

Intel Launches 3rd Gen Ice Lake Xeon Scalable

April 6, 2021May 23, 2021 David Schor

Random

VLSI 2018: Samsung’s 8nm 8LPP, a 10nm extension

VLSI 2018: Samsung’s 8nm 8LPP, a 10nm extension

July 1, 2018May 25, 2021 David Schor
Huawei Expands Kunpeng Server CPUs, Plans SMT, SVE For Next Gen

Huawei Expands Kunpeng Server CPUs, Plans SMT, SVE For Next Gen

May 3, 2019May 25, 2021 David Schor
Intel, AMD Add New Mobile Pro Processors

Intel, AMD Add New Mobile Pro Processors

April 16, 2019May 25, 2021 David Schor
Intel Process Technology And Packaging Plans: 10nm in June, 7nm in 2021

Intel Process Technology And Packaging Plans: 10nm in June, 7nm in 2021

May 11, 2019May 25, 2021 David Schor
Intel Looks to Advanced 3D Packaging For More-than-Moore to Supplement 10- and 7-Nanometer Nodes

Intel Looks to Advanced 3D Packaging For More-than-Moore to Supplement 10- and 7-Nanometer Nodes

December 22, 2018May 25, 2021 David Schor
QUEST, A TCI-Based 3D-Stacked SRAM Neural Processor

QUEST, A TCI-Based 3D-Stacked SRAM Neural Processor

April 25, 2018May 25, 2021 David Schor
TSMC 2021 Foundry Update: Foundry Roadmap

TSMC 2021 Foundry Update: Foundry Roadmap

July 6, 2021July 6, 2021 David Schor

ARM WorldView All

Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium
Embedded Processors Mobile Processors 

Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium

November 22, 2023November 22, 2023 David Schor
Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core
Architectures Desktop Processors Mobile Processors Server Processors 

Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

May 28, 2023May 28, 2023 David Schor
Arm Introduces A New Big Core, The Cortex-A720
Architectures Desktop Processors Mobile Processors 

Arm Introduces A New Big Core, The Cortex-A720

May 28, 2023May 28, 2023 David Schor
Arm Launches Next-Gen Efficiency Core; Cortex-A520
Architectures Embedded Processors Mobile Processors 

Arm Launches Next-Gen Efficiency Core; Cortex-A520

May 28, 2023May 28, 2023 David Schor
Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency
Architectures Mobile Processors 

Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

June 28, 2022June 28, 2022 David Schor
Arm Unveils Next-Gen Flagship Core: Cortex-X3
Mobile Processors 

Arm Unveils Next-Gen Flagship Core: Cortex-X3

June 28, 2022June 28, 2022 David Schor

About

WikiChip
WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

WikiChip Links

  • Main Site
  • WikiChip Fuse
  • Newsletter
  • Main Site
  • WikiChip Fuse

Copyright © 2023 WikiChip LLC. All rights reserved.