Skip to content

Saturday, May 24, 2025

Latest:

Arm Launches Next-Gen Big-Core: Cortex-A725
Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925
Arm Launches Next-Gen Flagship Cortex-X925
Amazon Debuts 4th Gen Graviton
Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium

WikiChip Fuse

Your Chips and Semi News

Home
Account
Main Site
Architectures
- x86
- ARM
- RISC-V
- Power ISA
- MIPS
Supercomputers
14 nm
12nm
10nm
7nm
5nm

NPP-L

Neural Processors Supercomputing 19

Intel Starts Shipping Initial Nervana NNP Lineup

December 6, 2019May 25, 2021 David Schor AI, inference, Intel, neural processors, NNP, NNP-T, NPP-L, OCP Accelerator Module (OAM), Spring Crest, Spring Hill, Supermicro, training

Intel starts shipping its initial Nervana NNP lineup for both inference and training acceleration with four initial models in three different form factors.

Top Six Articles

TSMC N3, And Challenges Ahead
IEDM 2018: Intel’s 10nm Standard Cell Library and Power Delivery
Radeon RX 5700: Navi and the RDNA Architecture
Intel Rolls Out Next-Gen Data Center Portfolio; 100 Gigabit Ethernet, Optane DC, Hewitt Lake, and Cascade Lake With Up to 56 Cores
Intel Launches 10th Gen Comet Lake Desktop Processors
ASML Q4: NXE:3400C Machines Ramp; Strong Growth Due to EUV in 2020

Recent

Arm Launches Next-Gen Big-Core: Cortex-A725
May 29, 2024May 29, 2024 David Schor
Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925
May 29, 2024May 29, 2024 David Schor
Arm Launches Next-Gen Flagship Cortex-X925
May 29, 2024May 29, 2024 David Schor
Amazon Debuts 4th Gen Graviton
December 8, 2023December 9, 2023 David Schor
Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium
November 22, 2023November 22, 2023 David Schor
Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core
May 28, 2023May 28, 2023 David Schor

Random Picks

TSMC Demonstrates A 7nm Arm-Based Chiplet Design for HPC

June 22, 2019May 25, 2021 David Schor

5th Gen CoWoS-S Extends 3 Reticle Size

August 2, 2021August 2, 2021 David Schor

VLSI 2018: GlobalFoundries 12nm Leading-Performance, 12LP

July 22, 2018May 25, 2021 David Schor

SEMICON West 2019: ASML EUV Update

July 21, 2019May 25, 2021 David Schor

IEDM 2018: Intel’s 10nm Standard Cell Library and Power Delivery

January 6, 2019May 25, 2021 David Schor

Random Tags

2.5D packaging 3 nm 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 14 nm 16nm AI AMD ARM ARMv8 ARMv9 chiplet Coffee Lake Core i5 Core i7 Cortex Cortex-A edge computing EMIB EUV FinFET GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung subscriber only (general) Supercomputers TSMC VLSI Symposium x86 Zen

x86 WorldView All

Desktop Processors Mobile Processors

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling

August 19, 2021August 19, 2021 David Schor

Intel introduces the Intel Thread Director for heterogeneous multi-core workload scheduling

Architectures Server Processors

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs

August 19, 2021August 19, 2021 David Schor

Architectures Data Processing Unit Desktop Processors Mobile Processors

Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance

August 19, 2021August 21, 2021 David Schor

Architectures Desktop Processors Mobile Processors

Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC

August 19, 2021August 19, 2021 David Schor

Architectures Desktop Processors Mobile Processors Server Processors

Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs

August 19, 2021August 19, 2021 David Schor

Architectures Server Processors

Intel Launches 3rd Gen Ice Lake Xeon Scalable

April 6, 2021May 23, 2021 David Schor

Random

Inside PFN’s AI Processor And The World’s Most Power-Efficient Supercomputer

September 20, 2021September 20, 2021 David Schor

Intel, SiFive Demo High-Performance RISC-V Horse Creek Dev Platform On Intel 4 Process

October 7, 2022October 7, 2022 David Schor

Samsung Details 5nm and 4nm; Adds 8LPA, 5LPP, and 4LPP Nodes; Readies 3nm GAA For Next Year

May 21, 2021June 24, 2021 David Schor

A look at Nvidia’s NVLink interconnect and the NVSwitch

May 6, 2018May 25, 2021 David Schor

Intel Starts Shipping Initial Nervana NNP Lineup

December 6, 2019May 25, 2021 David Schor

AMD launches EPYC Embedded 3000 and Ryzen Embedded V1000 SoCs

February 23, 2018May 25, 2021 David Schor

Arm Launches Next-Gen Efficiency Core; Cortex-A520

May 28, 2023May 28, 2023 David Schor

ARM WorldView All

Architectures Desktop Processors Embedded Processors Mobile Processors Roadmaps

Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925

May 29, 2024May 29, 2024 David Schor

Architectures Desktop Processors Embedded Processors Mobile Processors

Arm Launches Next-Gen Big-Core: Cortex-A725

May 29, 2024May 29, 2024 David Schor

Architectures Desktop Processors Server Processors

Arm Launches Next-Gen Flagship Cortex-X925

May 29, 2024May 29, 2024 David Schor

Server Processors

Amazon Debuts 4th Gen Graviton

December 8, 2023December 9, 2023 David Schor

Embedded Processors Mobile Processors

Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium

November 22, 2023November 22, 2023 David Schor

Architectures Desktop Processors Mobile Processors Server Processors

Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

May 28, 2023May 28, 2023 David Schor

About

WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

WikiChip Links

Main Site
WikiChip Fuse
Newsletter

Main Site
WikiChip Fuse

Copyright © 2025 WikiChip LLC. All rights reserved.