Skip to content
Wednesday, November 20, 2024
Latest:
  • Arm Launches Next-Gen Big-Core: Cortex-A725
  • Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925
  • Arm Launches Next-Gen Flagship Cortex-X925
  • Amazon Debuts 4th Gen Graviton
  • Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium
WikiChip Fuse

WikiChip Fuse

Your Chips and Semi News

  • Home
  • Account
  • Main Site
  • Architectures
    • x86
    • ARM
    • RISC-V
    • Power ISA
    • MIPS
  • Supercomputers
  • 14 nm
  • 12nm
  • 10nm
  • 7nm
  • 5nm

N4

Foundries Process Technologies Roadmaps 

TSMC Extends Its 5nm Family With A New Enhanced-Performance N4P Node

October 26, 2021October 26, 2021 David Schor 5 nm, Extreme Ultraviolet (EUV) Lithography, FinFET, N4, N4P, N5, TSMC

TSMC introduces a new 5-nanometer derivative – an enhanced performance N4P node.

Read more
Foundries Process Technologies Roadmaps Subscriber Only Content 

TSMC 2021 Foundry Update: Foundry Roadmap

July 6, 2021July 6, 2021 David Schor 3 nm, 4 nm, 5 nm, 6 nm, 7 nm, Extreme Ultraviolet (EUV) Lithography, FinFET, N2 2 nm, N3, N4, N5, N6, N7, subscriber only (general), TSMC

TSMC 2021 foundry update

Read more

Top Six Articles

  • ISSCC 2018: AMD’s Zeppelin; Multi-chip routing and packaging
  • IEDM 2017 + ISSCC 2018: Intel’s 10nm, switching to cobalt interconnects
  • Arm’s New Cortex-M55 Breathes Helium
  • A Look At Intel 4 Process Technology
  • A Look At The ET-SoC-1, Esperanto’s Massively Multi-Core RISC-V Approach To AI
  • Hot Chips 30: AMD Raven Ridge

Recent

  • Arm Launches Next-Gen Big-Core: Cortex-A725

    Arm Launches Next-Gen Big-Core: Cortex-A725

    May 29, 2024May 29, 2024 David Schor
  • Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925

    Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925

    May 29, 2024May 29, 2024 David Schor
  • Arm Launches Next-Gen Flagship Cortex-X925

    Arm Launches Next-Gen Flagship Cortex-X925

    May 29, 2024May 29, 2024 David Schor
  • Amazon Debuts 4th Gen Graviton

    Amazon Debuts 4th Gen Graviton

    December 8, 2023December 9, 2023 David Schor
  • Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium

    Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium

    November 22, 2023November 22, 2023 David Schor
  • Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

    Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

    May 28, 2023May 28, 2023 David Schor

Random Picks

Intel’s Total Memory Encryption, a new x86 extension for full memory encryption

Intel’s Total Memory Encryption, a new x86 extension for full memory encryption

December 17, 2017May 25, 2021 David Schor
TSMC 5-Nanometer Update

TSMC 5-Nanometer Update

November 1, 2019May 25, 2021 David Schor
Intel Introduces 2nd Gen Neuromorphic Research Chip: Loihi 2 on Intel 4 EUV Process

Intel Introduces 2nd Gen Neuromorphic Research Chip: Loihi 2 on Intel 4 EUV Process

September 30, 2021September 30, 2021 David Schor
TSMC Q4: 7nm Dominates Revenue, Preps 5nm Ramp, 6nm By EOY

TSMC Q4: 7nm Dominates Revenue, Preps 5nm Ramp, 6nm By EOY

January 17, 2020May 25, 2021 David Schor
Inside Baidu’s In-House Neural Processor

Inside Baidu’s In-House Neural Processor

July 11, 2021July 12, 2021 David Schor

Random Tags

2.5D packaging 3 nm 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 14 nm 16nm AI AMD ARM ARMv8 ARMv9 chiplet Coffee Lake Core i5 Core i7 Cortex Cortex-A edge computing EMIB EUV FinFET GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung subscriber only (general) Supercomputers TSMC VLSI Symposium x86 Zen

x86 WorldView All

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling
Desktop Processors Mobile Processors 

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling

August 19, 2021August 19, 2021 David Schor

Intel introduces the Intel Thread Director for heterogeneous multi-core workload scheduling

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs
Architectures Server Processors 

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs

August 19, 2021August 19, 2021 David Schor
Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance
Architectures Data Processing Unit Desktop Processors Mobile Processors 

Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance

August 19, 2021August 21, 2021 David Schor
Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC
Architectures Desktop Processors Mobile Processors 

Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC

August 19, 2021August 19, 2021 David Schor
Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs
Architectures Desktop Processors Mobile Processors Server Processors 

Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs

August 19, 2021August 19, 2021 David Schor
Intel Launches 3rd Gen Ice Lake Xeon Scalable
Architectures Server Processors 

Intel Launches 3rd Gen Ice Lake Xeon Scalable

April 6, 2021May 23, 2021 David Schor

Random

Arm Launches Next-Gen Flagship Cortex-X925

Arm Launches Next-Gen Flagship Cortex-X925

May 29, 2024May 29, 2024 David Schor
A Look At Celerity’s Second-Gen 496-Core RISC-V Mesh NoC

A Look At Celerity’s Second-Gen 496-Core RISC-V Mesh NoC

January 12, 2020May 25, 2021 David Schor
Intel Sunny Cove Core To Deliver A Major Improvement In Single-Thread Performance, Bigger Improvements To Follow

Intel Sunny Cove Core To Deliver A Major Improvement In Single-Thread Performance, Bigger Improvements To Follow

May 28, 2019May 25, 2021 David Schor
Hot Chips 30: AMD Raven Ridge

Hot Chips 30: AMD Raven Ridge

August 26, 2018May 25, 2021 David Schor
Intel Cascade Lake Brings Hardware Mitigations, AI Acceleration, SCM Support

Intel Cascade Lake Brings Hardware Mitigations, AI Acceleration, SCM Support

November 11, 2018May 25, 2021 David Schor
Samsung 3nm GAAFET Enters Risk Production; Discusses Next-Gen Improvements

Samsung 3nm GAAFET Enters Risk Production; Discusses Next-Gen Improvements

July 5, 2022July 5, 2022 David Schor
OCP Bunch of Wires: A New Open Chiplets Interface For Organic Substrates

OCP Bunch of Wires: A New Open Chiplets Interface For Organic Substrates

January 5, 2020May 25, 2021 David Schor

ARM WorldView All

Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925
Architectures Desktop Processors Embedded Processors Mobile Processors Roadmaps 

Arm Unveils 2024 Compute Platform: 3nm, Cortex-X925, Cortex-A725, Immortalis-G925

May 29, 2024May 29, 2024 David Schor
Arm Launches Next-Gen Big-Core: Cortex-A725
Architectures Desktop Processors Embedded Processors Mobile Processors 

Arm Launches Next-Gen Big-Core: Cortex-A725

May 29, 2024May 29, 2024 David Schor
Arm Launches Next-Gen Flagship Cortex-X925
Architectures Desktop Processors Server Processors 

Arm Launches Next-Gen Flagship Cortex-X925

May 29, 2024May 29, 2024 David Schor
Amazon Debuts 4th Gen Graviton
Server Processors 

Amazon Debuts 4th Gen Graviton

December 8, 2023December 9, 2023 David Schor
Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium
Embedded Processors Mobile Processors 

Arm Launches the Cortex-M52 For IoT; Its Smallest Processor with Helium

November 22, 2023November 22, 2023 David Schor
Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core
Architectures Desktop Processors Mobile Processors Server Processors 

Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

May 28, 2023May 28, 2023 David Schor

About

WikiChip
WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

WikiChip Links

  • Main Site
  • WikiChip Fuse
  • Newsletter
  • Main Site
  • WikiChip Fuse

Copyright © 2024 WikiChip LLC. All rights reserved.