Processors

Intel, AMD Add New Mobile Pro Processors

David SchorMobile ProcessorsApril 16, 2019 Tagged AMD, Intel, x86

This month both Intel and AMD introduced new mobile processors for business with enterprise security features.

Intel’s Spring Crest NNP-L Initial Details

David SchorArchitectures, Neural ProcessorsApril 14, 2019 Tagged 16nm, AI, Intel, Lake Crest, neural processors, NNP, NNP-I, NNP-L, Spring Crest

An initial look into Intel’s upcoming Nervana Neural Network Processor (NNP) accelerators.

Intel Rolls Out Next-Gen Data Center Portfolio; 100 Gigabit Ethernet, Optane DC, Hewitt Lake, and Cascade Lake With Up to 56 Cores

David SchorArchitectures, Embedded Processors, Server ProcessorsApril 2, 2019 Tagged 14nm, 800 Series Ethernet, Cascade Lake, Columbiaville, data center, Hewitt Lake, Optane DC, Skylake-SP, Speed Select Technology, x86, Xeon Bronze, Xeon D, Xeon Gold, Xeon Platinum, Xeon Scalable, Xeon Silver

Intel is launching their next-generation data center infrastructure product portfolio including Cascade Lake with up to 56 cores, new lower-power Hewitt Lake processors, Optane DC SSD and persistent memory DIMMs, as well as 100 Gb Ethernet.

Pages: 1 2 3 4 5 6

Arm Announces a New Security Certification Program for IoT Devices

David SchorEmbedded ProcessorsFebruary 25, 2019 Tagged ARM, IoT, physical attack, Platform Security Architecture, PSA, Security, software attack

Arm has announced the PSA Certified program, a new and independent certification program for IoT devices that implement the platform security architecture (PSA).

Arm Launches New Neoverse N1 and E1 Server Cores

David SchorArchitectures, Embedded Processors, Manycore Processors, Server ProcessorsFebruary 20, 2019 Tagged 7nm, AI, Ares, ARM, ARMv8, E1, edge computing, hyperscalers, N1, neoverse, Supercomputers

Affirming their commitment to infrastructure, Arm is launching two new server-grade platforms – the Neoverse N1 and E1. The new platforms are designed to offer new Arm-based high-performance compute and high-throughput performance IP options.

Pages: 1 2 3

Samsung Discloses Exynos M4 Changes, Upgrades Support for ARMv8.2, Rearranges The Back-End

David SchorArchitectures, Mobile ProcessorsJanuary 14, 2019 Tagged 8LPP, ARM, ARMv8, ARMv8.2, Exynos, Samsung

Samsung details the initial changes to the Exynos M4 core found in the Exynos 9820 which will be in Samsung’s next-generation Galaxy S10 smartphone.

ARM Announces the Mali-C52 and Mali-C32 ISPs for Intelligent Vision Devices

David SchorImage Signal ProcessorJanuary 3, 2019 Tagged ARM, Iridix, ISP, Mali, Mali-C32, Mali-C52

Today, ARM is announcing two new image signal processors, the Mali-C52 and Mali-C32, in order to address customer demand for emerging intelligent vision devices.

Intel Reveals 10nm Sunny Cove Core, a New Core Roadmap, and Teases Ice Lake Chips

David SchorArchitectures, Desktop Processors, Roadmaps, Server ProcessorsDecember 23, 2018 Tagged 10nm, 7nm, AVX-512, Foveros, Golden Cove, Gracemont, Ice Lake, Palm Cove, Sunny Cove, Tremont, Willow Cove, x86

Last week Intel disclosed initial details of their next-generation core microarchitecture, Sunny Cove, which will make it into future Ice Lake client and server chips among other products.

Pages: 1 2

IBM Chooses Samsung 7nm EUV for Next-Gen POWER and Z Microprocessors

David SchorFoundries, Process Technologies, Roadmaps, Server ProcessorsDecember 20, 2018 Tagged 7LPP, 7nm, Common Platform Alliance, EUV, IBM, POWER, POWER10, Samsung, Z

IBM partners up with Samsung 7nm EUV process for their next-generation of POWER and Z microprocessors.

Arm Targets Data Centers with New Roadmaps, Architectures, and Standards

David SchorArchitectures, ARM TechCon 2018, Roadmaps, Server Processors, Supercomputing 18December 16, 2018 Tagged 5nm, 7nm, Ares, ARM, data center, neoverse, Poseidon, SBBR, SBSA, ServerReady, Zeus

Arm outlines server strategy with an ambitious plan to make a dent in the data center business that is dominated by Intel through standardization and a new roadmap with high-performance ‘server-class’ cores.

Pages: 1 2