Skip to content
Thursday, April 22, 2021
Latest:
  • Intel Launches 3rd Gen Ice Lake Xeon Scalable
  • Arm Highlights Near-Term Roadmap
  • Arm Launches ARMv9
  • Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support
  • The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids
WikiChip Fuse

WikiChip Fuse

Your Chips and Semi News

  • Home
  • Main Site
  • Architectures
    • x86
    • ARM
    • RISC-V
    • Power ISA
    • MIPS
  • Supercomputers
  • 14 nm
  • 12nm
  • 10nm
  • 7nm
  • 5nm

Xeon W

Desktop Processors Mobile Processors 

Intel Launches Entry-Level Comet Lake Xeon Ws

May 13, 2020 David Schor 0 Comments 14 nm, Comet Lake, Intel, Xeon W

Intel launches a new series of Xeon W processors for entry-level workstations based on Comet Lake.

Read more
Desktop Processors 

Intel Launches Mainstream Cascade Lake Xeon W Workstation Processors

October 7, 2019 David Schor 1 Comment 14 nm, Cascade Lake, Cascade Lake W, Intel, x86, Xeon W

Intel launches mainstream W-2200 series Xeon W workstation microprocessors based on the Cascade Lake microarchitecture.

Read more
Desktop Processors Server Processors 

Intel Rolls Out Cascade Lake Xeon W Processors

June 3, 2019 David Schor 1 Comment 14 nm, Cascade Lake, x86, Xeon W

Intel has rolled out new Xeon W processors based on the Cascade Lake microarchitecture.

Read more
Architectures Desktop Processors 

Intel Discloses 9th Gen Core, Refreshes Core X, And Reintroduces STIM

October 14, 2018 David Schor 0 Comments 14 nm, CFL-R, Coffee Lake, Core i5, Core i7, Core i9, Core X, Intel, Skylake, Skylake-X, x86, Xeon W

An overview of Intel’s 9th Gen Core, new Core X processors, and the switch to STIM as well as a look at their transition from a mainstream quad-core to an octa-core.

Read more
Desktop Processors 

Apple’s iMac Pro Xeon W are ready

December 24, 2017 David Schor 0 Comments Apple, iMac Pro, Intel, x86, Xeon W

Apple iMac Pros have started shipping with special Xeon W “B” variants that have slightly different specs and possibly slightly lower TDPs.

Read more

Top Six Articles

  • TSMC Details 5 nm
  • IEDM 2017 + ISSCC 2018: Intel’s 10nm, switching to cobalt interconnects
  • Arm Launches ARMv9
  • IBM Releases Power ISA v3.1; To Present POWER10 At Hot Chips 32
  • Intel Launches 3rd Gen Ice Lake Xeon Scalable
  • TSMC Talks 7nm, 5nm, Yield, And Next-Gen 5G And HPC Packaging

Recent

  • Intel Launches 3rd Gen Ice Lake Xeon Scalable

    Intel Launches 3rd Gen Ice Lake Xeon Scalable

    April 6, 2021April 6, 2021 David Schor 1
  • Arm Highlights Near-Term Roadmap

    Arm Highlights Near-Term Roadmap

    April 4, 2021April 5, 2021 David Schor 0
  • Arm Launches ARMv9

    Arm Launches ARMv9

    March 30, 2021March 30, 2021 David Schor 3
  • Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    September 22, 2020September 30, 2020 David Schor 3
  • The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    June 29, 2020September 19, 2020 David Schor 10
  • Arm’s New Cortex-M55 Breathes Helium

    Arm’s New Cortex-M55 Breathes Helium

    June 20, 2020 David Schor 0
  • Comment
  • Recent
  • JayN says:

    Interesting addition of avx512 IFMA. A 2018 artic...

  • Briny says:

    Given how often secure architectures have been bro...

  • Piotr says:

    Will SVE2 be mandatory in ARMv9 or not?...

  • Asd says:

    A popup asked me to comment, so here's a comment!...

  • Not Ludwig says:

    Intel has already canceled this chip so it doesn't...

  • Intel Launches 3rd Gen Ice Lake Xeon Scalable

    Intel Launches 3rd Gen Ice Lake Xeon Scalable

    April 6, 2021April 6, 2021 David Schor 1
    Arm Highlights Near-Term Roadmap

    Arm Highlights Near-Term Roadmap

    April 4, 2021April 5, 2021 David Schor 0
    Arm Launches ARMv9

    Arm Launches ARMv9

    March 30, 2021March 30, 2021 David Schor 3
    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    September 22, 2020September 30, 2020 David Schor 3
    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    June 29, 2020September 19, 2020 David Schor 10

    Random Picks

    Samsung Discloses Exynos M4 Changes, Upgrades Support for ARMv8.2, Rearranges The Back-End

    Samsung Discloses Exynos M4 Changes, Upgrades Support for ARMv8.2, Rearranges The Back-End

    January 14, 2019 David Schor 0
    Intel Discloses 9th Gen Core, Refreshes Core X, And Reintroduces STIM

    Intel Discloses 9th Gen Core, Refreshes Core X, And Reintroduces STIM

    October 14, 2018 David Schor 0
    AMD’s New EPYC 7H12: A Specially-Binned HPC Processor

    AMD’s New EPYC 7H12: A Specially-Binned HPC Processor

    September 20, 2019 David Schor 0
    Forschungszentrum Jülich is upgrading its computing power

    Forschungszentrum Jülich is upgrading its computing power

    January 23, 2018 Matt Larson 0
    Intel Rolls Out Cascade Lake Xeon W Processors

    Intel Rolls Out Cascade Lake Xeon W Processors

    June 3, 2019 David Schor 1

    Random Tags

    2.5D packaging 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 12nm 14 nm 16nm AI AMD ARM ARMv8 chiplet Coffee Lake Core i5 Core i7 edge computing EMIB EUV FinFET Foveros FPGA GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen Zen 2

    x86 WorldView All

    Intel Launches 3rd Gen Ice Lake Xeon Scalable
    Architectures Server Processors 

    Intel Launches 3rd Gen Ice Lake Xeon Scalable

    April 6, 2021April 6, 2021 David Schor 1

    Intel launches its 3rd Generation Xeon Scalable, formerly Ice Lake. Fabricated on the company’s 10nm process, those server chips go up to 40 Sunny Cove cores and offer a 20% IPC improvement over the prior generation.

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids
    Architectures 

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    June 29, 2020September 19, 2020 David Schor 10
    Centaur New x86 Server Processor Packs an AI Punch
    Architectures Neural Processors Server Processors 

    Centaur New x86 Server Processor Packs an AI Punch

    January 24, 2020 David Schor 3
    Zhaoxin Unveiled Next-Generation x86 SoC Plans: 32-Core Servers, Sub-7nm Client Designs
    Desktop Processors Mobile Processors Roadmaps Server Processors 

    Zhaoxin Unveiled Next-Generation x86 SoC Plans: 32-Core Servers, Sub-7nm Client Designs

    December 12, 2019 David Schor 0
    Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512
    Architectures Embedded Processors Neural Processors Server Processors 

    Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512

    December 9, 2019 David Schor 3
    SC19: Aurora Supercomputer To Feature Intel First Exascale Xe GPGPU, 7nm Ponte Vecchio
    Architectures Roadmaps Server Processors Supercomputers Supercomputing 19 

    SC19: Aurora Supercomputer To Feature Intel First Exascale Xe GPGPU, 7nm Ponte Vecchio

    November 17, 2019 David Schor 1

    Random

    Intel Launches Stratix 10 GX 10M; 10M LEs, Two Massive Interconnected Dies

    Intel Launches Stratix 10 GX 10M; 10M LEs, Two Massive Interconnected Dies

    November 7, 2019 David Schor 0
    GlobalFoundries, Arm Demonstrate High-Density 3D Stacked Mesh Interconnect for HPC Applications

    GlobalFoundries, Arm Demonstrate High-Density 3D Stacked Mesh Interconnect for HPC Applications

    September 21, 2019 David Schor 2
    Arm Launches ARMv9

    Arm Launches ARMv9

    March 30, 2021March 30, 2021 David Schor 3
    Arm Unveils Cortex-A77, Emphasizes Single-Thread Performance

    Arm Unveils Cortex-A77, Emphasizes Single-Thread Performance

    May 26, 2019 David Schor 0
    Intel axes Knights Hill, plans a new microarchitecture for exascale

    Intel axes Knights Hill, plans a new microarchitecture for exascale

    November 14, 2017 David Schor 0
    TOP500 50th List Anniversary: A Visualized Breakdown

    TOP500 50th List Anniversary: A Visualized Breakdown

    November 14, 2017 David Schor 0
    Fujitsu launches a deep learning accelerator for industrial apps

    Fujitsu launches a deep learning accelerator for industrial apps

    January 16, 2018 Matt Larson 0

    ARM WorldView All

    Arm Highlights Near-Term Roadmap
    Roadmaps 

    Arm Highlights Near-Term Roadmap

    April 4, 2021April 5, 2021 David Schor 0
    Arm Launches ARMv9
    Architectures Roadmaps 

    Arm Launches ARMv9

    March 30, 2021March 30, 2021 David Schor 3
    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support
    Roadmaps Server Processors 

    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    September 22, 2020September 30, 2020 David Schor 3
    Arm’s New Cortex-M55 Breathes Helium
    Architectures Embedded Processors 

    Arm’s New Cortex-M55 Breathes Helium

    June 20, 2020 David Schor 0
    Arm Unveils the Cortex-A78: When Less Is More
    Architectures Mobile Processors 

    Arm Unveils the Cortex-A78: When Less Is More

    May 26, 2020 David Schor 0
    Arm Cortex-X1: The First From The Cortex-X Custom Program
    Architectures Mobile Processors 

    Arm Cortex-X1: The First From The Cortex-X Custom Program

    May 26, 2020 David Schor 0

    About

    WikiChip
    WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

    WikiChip Links

    • Main Site
    • WikiChip Fuse
    • Newsletter
    • Main Site
    • WikiChip Fuse

    Copyright © 2021 WikiChip LLC. All rights reserved.