Skip to content
Friday, July 1, 2022
Latest:
  • Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency
  • Arm Unveils Next-Gen Flagship Core: Cortex-X3
  • Arm Introduces The Cortex-A715
  • GlobalWafers To Build A 1.2M WPM Factory In Sherman, Texas
  • A Look At Samsung’s 4LPE Process
WikiChip Fuse

WikiChip Fuse

Your Chips and Semi News

  • Home
  • Account
  • Main Site
  • Architectures
    • x86
    • ARM
    • RISC-V
    • Power ISA
    • MIPS
  • Supercomputers
  • 14 nm
  • 12nm
  • 10nm
  • 7nm
  • 5nm

Comet Lake

Desktop Processors Mobile Processors 

Intel Launches 10th Gen Comet Lake vPro Processors

May 13, 2020May 23, 2021 David Schor Comet Lake, Core i5, Core i7, Core i9, Intel, vPro

Intel launches its 10th-generation Comet Lake-based vPro processors.

Read more
Desktop Processors Mobile Processors 

Intel Launches Entry-Level Comet Lake Xeon Ws

May 13, 2020May 23, 2021 David Schor 14 nm, Comet Lake, Intel, Xeon W

Intel launches a new series of Xeon W processors for entry-level workstations based on Comet Lake.

Read more
Desktop Processors 

Intel Launches 10th Gen Comet Lake Desktop Processors

April 30, 2020May 23, 2021 David Schor 14 nm, Comet Lake, Core i3, Core i5, Core i7, Core i9, Intel

Intel launches 10th Generation Core desktop processors, formerly codename Comet Lake. The new lineup brings 22 new chips with up to 10 cores and 20 threads with turbo frequencies of up to 5.3 GHz.

Read more
Mobile Processors 

Intel Launches New Comet Lake 10th Gen Mobile Processors With More Cores, LPDDR4X Memory

August 21, 2019May 25, 2021 David Schor 14 nm, Comet Lake, Intel, x86

Intel launches new high-performance mobile 10th Generation processors based on the Comet Lake microarchitecture.

Read more

Top Six Articles

  • Arm Unveils Next-Gen Flagship Core: Cortex-X3
  • Arm Introduces The Cortex-A715
  • Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency
  • A Look At Intel 4 Process Technology
  • GlobalWafers To Build A 1.2M WPM Factory In Sherman, Texas
  • A Look At Samsung’s 4LPE Process

Recent

  • Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

    Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

    June 28, 2022June 28, 2022 David Schor
  • Arm Unveils Next-Gen Flagship Core: Cortex-X3

    Arm Unveils Next-Gen Flagship Core: Cortex-X3

    June 28, 2022June 28, 2022 David Schor
  • Arm Introduces The Cortex-A715

    Arm Introduces The Cortex-A715

    June 28, 2022June 29, 2022 David Schor
  • GlobalWafers To Build A 1.2M WPM Factory In Sherman, Texas

    GlobalWafers To Build A 1.2M WPM Factory In Sherman, Texas

    June 27, 2022June 27, 2022 David Schor
  • A Look At Samsung’s 4LPE Process

    A Look At Samsung’s 4LPE Process

    June 26, 2022June 26, 2022 David Schor
  • A Look At Intel 4 Process Technology

    A Look At Intel 4 Process Technology

    June 19, 2022June 20, 2022 David Schor

Random Picks

Intel Refreshes 2nd Gen Xeon Scalable, Slashes Prices

Intel Refreshes 2nd Gen Xeon Scalable, Slashes Prices

February 27, 2020May 25, 2021 David Schor
AMD’s Zen CPU Complex, Cache, and SMU

AMD’s Zen CPU Complex, Cache, and SMU

April 18, 2018May 25, 2021 David Schor
Samsung 5 nm and 4 nm Update

Samsung 5 nm and 4 nm Update

October 19, 2019May 25, 2021 David Schor
NEC Readies 2nd Gen Vector Engine

NEC Readies 2nd Gen Vector Engine

May 15, 2020May 23, 2021 David Schor
Intel Launches 10th Gen Comet Lake Desktop Processors

Intel Launches 10th Gen Comet Lake Desktop Processors

April 30, 2020May 23, 2021 David Schor

Random Tags

2.5D packaging 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 14 nm 16nm AI AMD ARM ARMv8 ARMv9 chiplet Coffee Lake Core i5 Core i7 Cortex edge computing EMIB EUV FinFET GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel Intel 7 ISSCC multi-chip package neural processors process technology RISC-V Samsung subscriber only (general) Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen

x86 WorldView All

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling
Desktop Processors Mobile Processors 

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling

August 19, 2021August 19, 2021 David Schor

Intel introduces the Intel Thread Director for heterogeneous multi-core workload scheduling

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs
Architectures Server Processors 

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs

August 19, 2021August 19, 2021 David Schor
Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance
Architectures Data Processing Unit Desktop Processors Mobile Processors 

Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance

August 19, 2021August 21, 2021 David Schor
Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC
Architectures Desktop Processors Mobile Processors 

Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC

August 19, 2021August 19, 2021 David Schor
Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs
Architectures Desktop Processors Mobile Processors Server Processors 

Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs

August 19, 2021August 19, 2021 David Schor
Intel Launches 3rd Gen Ice Lake Xeon Scalable
Architectures Server Processors 

Intel Launches 3rd Gen Ice Lake Xeon Scalable

April 6, 2021May 23, 2021 David Schor

Random

A Look At Samsung’s 4LPE Process

A Look At Samsung’s 4LPE Process

June 26, 2022June 26, 2022 David Schor
ISSCC 2018: The IBM z14 Microprocessor And System Control Design

ISSCC 2018: The IBM z14 Microprocessor And System Control Design

May 13, 2018May 25, 2021 David Schor
Japanese AI Startup Preferred Networks Designed A Custom Half-petaFLOPS Training Chip

Japanese AI Startup Preferred Networks Designed A Custom Half-petaFLOPS Training Chip

November 24, 2019May 25, 2021 David Schor
TSMC Demonstrates A 7nm Arm-Based Chiplet Design for HPC

TSMC Demonstrates A 7nm Arm-Based Chiplet Design for HPC

June 22, 2019May 25, 2021 David Schor
Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration

Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration

June 28, 2021June 28, 2021 David Schor
Intel discloses Tremont, a Goldmont Plus successor

Intel discloses Tremont, a Goldmont Plus successor

April 4, 2018May 25, 2021 David Schor
Intel launches the Xeon D-2100 series of low-power edge processors

Intel launches the Xeon D-2100 series of low-power edge processors

February 7, 2018May 25, 2021 David Schor

ARM WorldView All

Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency
Architectures Mobile Processors 

Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

June 28, 2022June 28, 2022 David Schor
Arm Unveils Next-Gen Flagship Core: Cortex-X3
Mobile Processors 

Arm Unveils Next-Gen Flagship Core: Cortex-X3

June 28, 2022June 28, 2022 David Schor
Arm Introduces The Cortex-A715
Architectures Mobile Processors 

Arm Introduces The Cortex-A715

June 28, 2022June 29, 2022 David Schor
Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip
Architectures Server Processors 

Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip

October 20, 2021October 20, 2021 David Schor
Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration
Data Processing Unit 

Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration

June 28, 2021June 28, 2021 David Schor
Arm Introduces Its Confidential Compute Architecture
Architectures 

Arm Introduces Its Confidential Compute Architecture

June 23, 2021June 23, 2021 David Schor

About

WikiChip
WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

WikiChip Links

  • Main Site
  • WikiChip Fuse
  • Newsletter
  • Main Site
  • WikiChip Fuse

Copyright © 2022 WikiChip LLC. All rights reserved.