Skip to content
Thursday, September 21, 2023
Latest:
  • Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core
  • Arm Introduces A New Big Core, The Cortex-A720
  • Arm Launches Next-Gen Efficiency Core; Cortex-A520
  • TSMC N3, And Challenges Ahead
  • A Look At AMD’s 3D-Stacked V-Cache
WikiChip Fuse

WikiChip Fuse

Your Chips and Semi News

  • Home
  • Account
  • Main Site
  • Architectures
    • x86
    • ARM
    • RISC-V
    • Power ISA
    • MIPS
  • Supercomputers
  • 14 nm
  • 12nm
  • 10nm
  • 7nm
  • 5nm

Kaby Lake G

Circuit Design Hot Chips 30 Packaging 

Hot Chips 30: Intel Kaby Lake G

September 9, 2018May 25, 2021 David Schor 14 nm, 2.5D packaging, 3D packaging, AMD, CPU, EMIB, GPU, Intel, Kaby Lake, Kaby Lake G, multi-chip package, Radeon Vega, x86

A look at Intel’s current generation of Thin & Light processors with high-performance graphics, formerly known as Kaby Lake G, from Hot Chips 30.

Read more

Top Six Articles

  • A Look At Intel 4 Process Technology
  • TSMC N3, And Challenges Ahead
  • IEDM 2022: Did We Just Witness The Death Of SRAM?
  • A look at Nvidia’s NVLink interconnect and the NVSwitch
  • Intel Unveils Foveros Omni And Foveros Direct; Leveraging Hybrid Bonding
  • TSMC Talks 7nm, 5nm, Yield, And Next-Gen 5G And HPC Packaging

Recent

  • Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

    Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

    May 28, 2023May 28, 2023 David Schor
  • Arm Introduces A New Big Core, The Cortex-A720

    Arm Introduces A New Big Core, The Cortex-A720

    May 28, 2023May 28, 2023 David Schor
  • Arm Launches Next-Gen Efficiency Core; Cortex-A520

    Arm Launches Next-Gen Efficiency Core; Cortex-A520

    May 28, 2023May 28, 2023 David Schor
  • TSMC N3, And Challenges Ahead

    TSMC N3, And Challenges Ahead

    May 27, 2023May 27, 2023 David Schor
  • A Look At AMD’s 3D-Stacked V-Cache

    A Look At AMD’s 3D-Stacked V-Cache

    December 27, 2022December 27, 2022 David Schor
  • IEDM 2022: Did We Just Witness The Death Of SRAM?

    IEDM 2022: Did We Just Witness The Death Of SRAM?

    December 14, 2022December 15, 2022 David Schor

Random Picks

Forschungszentrum Jülich is upgrading its computing power

Forschungszentrum Jülich is upgrading its computing power

January 23, 2018May 25, 2021 Matt Larson
Samsung 7nm Enters Risk Production, Talks Roadmap, Scaling Boosters, and the ARM Ecosystem

Samsung 7nm Enters Risk Production, Talks Roadmap, Scaling Boosters, and the ARM Ecosystem

October 28, 2018May 25, 2021 David Schor
Esperanto exits stealth mode, aims at AI with a 4,096-core 7nm RISC-V monster

Esperanto exits stealth mode, aims at AI with a 4,096-core 7nm RISC-V monster

January 1, 2018May 25, 2021 David Schor
ORNL’s 200-petaFLOPS Summit Supercomputer Has Arrived, To Become World’s Fastest

ORNL’s 200-petaFLOPS Summit Supercomputer Has Arrived, To Become World’s Fastest

June 16, 2018May 25, 2021 David Schor
Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance

Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance

August 19, 2021August 21, 2021 David Schor

Random Tags

2.5D packaging 3 nm 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 14 nm 16nm AI AMD ARM ARMv8 ARMv9 Coffee Lake Core i5 Core i7 Cortex edge computing EMIB EUV FinFET GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel Intel 7 ISSCC multi-chip package neural processors process technology RISC-V Samsung subscriber only (general) Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen

x86 WorldView All

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling
Desktop Processors Mobile Processors 

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling

August 19, 2021August 19, 2021 David Schor

Intel introduces the Intel Thread Director for heterogeneous multi-core workload scheduling

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs
Architectures Server Processors 

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs

August 19, 2021August 19, 2021 David Schor
Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance
Architectures Data Processing Unit Desktop Processors Mobile Processors 

Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance

August 19, 2021August 21, 2021 David Schor
Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC
Architectures Desktop Processors Mobile Processors 

Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC

August 19, 2021August 19, 2021 David Schor
Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs
Architectures Desktop Processors Mobile Processors Server Processors 

Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs

August 19, 2021August 19, 2021 David Schor
Intel Launches 3rd Gen Ice Lake Xeon Scalable
Architectures Server Processors 

Intel Launches 3rd Gen Ice Lake Xeon Scalable

April 6, 2021May 23, 2021 David Schor

Random

Ayar Labs Realizes Co-Packaged Silicon Photonics

Ayar Labs Realizes Co-Packaged Silicon Photonics

January 19, 2020May 25, 2021 David Schor
Intel Rolls Out Next-Gen Data Center Portfolio; 100 Gigabit Ethernet, Optane DC, Hewitt Lake, and Cascade Lake With Up to 56 Cores

Intel Rolls Out Next-Gen Data Center Portfolio; 100 Gigabit Ethernet, Optane DC, Hewitt Lake, and Cascade Lake With Up to 56 Cores

April 2, 2019May 25, 2021 David Schor
ASML Starts NXE:3400C Shipment, But Supply Constraints Loom

ASML Starts NXE:3400C Shipment, But Supply Constraints Loom

October 17, 2019May 25, 2021 David Schor
Intel Reveals 10nm Sunny Cove Core, a New Core Roadmap, and Teases Ice Lake Chips

Intel Reveals 10nm Sunny Cove Core, a New Core Roadmap, and Teases Ice Lake Chips

December 23, 2018May 25, 2021 David Schor
Core i7-8700K overclockability silicon lottery stats

Core i7-8700K overclockability silicon lottery stats

November 12, 2017May 25, 2021 David Schor
IEDM 2017 + ISSCC 2018: Intel’s 10nm, switching to cobalt interconnects

IEDM 2017 + ISSCC 2018: Intel’s 10nm, switching to cobalt interconnects

February 17, 2018May 25, 2021 David Schor
Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip

Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip

October 20, 2021October 20, 2021 David Schor

ARM WorldView All

Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core
Architectures Desktop Processors Mobile Processors Server Processors 

Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

May 28, 2023May 28, 2023 David Schor
Arm Introduces A New Big Core, The Cortex-A720
Architectures Desktop Processors Mobile Processors 

Arm Introduces A New Big Core, The Cortex-A720

May 28, 2023May 28, 2023 David Schor
Arm Launches Next-Gen Efficiency Core; Cortex-A520
Architectures Embedded Processors Mobile Processors 

Arm Launches Next-Gen Efficiency Core; Cortex-A520

May 28, 2023May 28, 2023 David Schor
Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency
Architectures Mobile Processors 

Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

June 28, 2022June 28, 2022 David Schor
Arm Unveils Next-Gen Flagship Core: Cortex-X3
Mobile Processors 

Arm Unveils Next-Gen Flagship Core: Cortex-X3

June 28, 2022June 28, 2022 David Schor
Arm Introduces The Cortex-A715
Architectures Mobile Processors 

Arm Introduces The Cortex-A715

June 28, 2022June 29, 2022 David Schor

About

WikiChip
WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

WikiChip Links

  • Main Site
  • WikiChip Fuse
  • Newsletter
  • Main Site
  • WikiChip Fuse

Copyright © 2023 WikiChip LLC. All rights reserved.