Skip to content
Saturday, June 10, 2023
Latest:
  • Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core
  • Arm Introduces A New Big Core, The Cortex-A720
  • Arm Launches Next-Gen Efficiency Core; Cortex-A520
  • TSMC N3, And Challenges Ahead
  • A Look At AMD’s 3D-Stacked V-Cache
WikiChip Fuse

WikiChip Fuse

Your Chips and Semi News

  • Home
  • Account
  • Main Site
  • Architectures
    • x86
    • ARM
    • RISC-V
    • Power ISA
    • MIPS
  • Supercomputers
  • 14 nm
  • 12nm
  • 10nm
  • 7nm
  • 5nm

TeraPHY

Silicon Photonics Subscriber Only Content VLSI 2021 

Photonics Chiplet Inches Towards Production

August 16, 2021August 22, 2021 David Schor 45 nm, 45RFSOI, Ayar Labs, chiplet, silicon photonics, subscriber only (general), TeraPHY, VLSI 2021

[Subscriber Content] Ayar Labs photonics chiplet inches towards production readiness

Read more
Architectures Circuit Design Hot Chips 31 Interconnects Packaging 

Ayar Labs Realizes Co-Packaged Silicon Photonics

January 19, 2020May 25, 2021 David Schor 45 nm, 45RFSOI, Ayar Labs, chiplet, GlobalFoundries, GlobalFoundries Technology Conference (GTC), Hot Chips, Hot Chips 31, Intel, multi-chip package, Photonics, silicon photonics, Stratix 10, TeraPHY

Integrated photonics has long been considered a holy grail for communication. Ayar Labs TeraPHY chiplet represents a major step forward through the co-packaging of the optical interface along with an SoC.

Read more

Top Six Articles

  • A Look At Intel 4 Process Technology
  • TSMC N3, And Challenges Ahead
  • Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core
  • IEDM 2022: Did We Just Witness The Death Of SRAM?
  • Arm Introduces A New Big Core, The Cortex-A720
  • Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip

Recent

  • Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

    Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

    May 28, 2023May 28, 2023 David Schor
  • Arm Introduces A New Big Core, The Cortex-A720

    Arm Introduces A New Big Core, The Cortex-A720

    May 28, 2023May 28, 2023 David Schor
  • Arm Launches Next-Gen Efficiency Core; Cortex-A520

    Arm Launches Next-Gen Efficiency Core; Cortex-A520

    May 28, 2023May 28, 2023 David Schor
  • TSMC N3, And Challenges Ahead

    TSMC N3, And Challenges Ahead

    May 27, 2023May 27, 2023 David Schor
  • A Look At AMD’s 3D-Stacked V-Cache

    A Look At AMD’s 3D-Stacked V-Cache

    December 27, 2022December 27, 2022 David Schor
  • IEDM 2022: Did We Just Witness The Death Of SRAM?

    IEDM 2022: Did We Just Witness The Death Of SRAM?

    December 14, 2022December 15, 2022 David Schor

Random Picks

Fujitsu Completes Post-K ARM CPU Prototype

Fujitsu Completes Post-K ARM CPU Prototype

June 24, 2018May 25, 2021 David Schor
5th Gen CoWoS-S Extends 3 Reticle Size

5th Gen CoWoS-S Extends 3 Reticle Size

August 2, 2021August 2, 2021 David Schor
Zhaoxin launches their highest-performance Chinese x86 chips

Zhaoxin launches their highest-performance Chinese x86 chips

January 21, 2018May 25, 2021 David Schor
Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration

Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration

June 28, 2021June 28, 2021 David Schor
Japan cancels contract, kicks out 4th fastest supercomputer amid fraud charges

Japan cancels contract, kicks out 4th fastest supercomputer amid fraud charges

April 20, 2018May 25, 2021 David Schor

Random Tags

2.5D packaging 3 nm 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 14 nm 16nm AI AMD ARM ARMv8 ARMv9 Coffee Lake Core i5 Core i7 Cortex edge computing EMIB EUV FinFET GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel Intel 7 ISSCC multi-chip package neural processors process technology RISC-V Samsung subscriber only (general) Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen

x86 WorldView All

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling
Desktop Processors Mobile Processors 

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling

August 19, 2021August 19, 2021 David Schor

Intel introduces the Intel Thread Director for heterogeneous multi-core workload scheduling

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs
Architectures Server Processors 

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs

August 19, 2021August 19, 2021 David Schor
Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance
Architectures Data Processing Unit Desktop Processors Mobile Processors 

Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance

August 19, 2021August 21, 2021 David Schor
Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC
Architectures Desktop Processors Mobile Processors 

Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC

August 19, 2021August 19, 2021 David Schor
Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs
Architectures Desktop Processors Mobile Processors Server Processors 

Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs

August 19, 2021August 19, 2021 David Schor
Intel Launches 3rd Gen Ice Lake Xeon Scalable
Architectures Server Processors 

Intel Launches 3rd Gen Ice Lake Xeon Scalable

April 6, 2021May 23, 2021 David Schor

Random

Intel Launches Entry-Level Comet Lake Xeon Ws

Intel Launches Entry-Level Comet Lake Xeon Ws

May 13, 2020May 23, 2021 David Schor
Arm Launches ARMv9

Arm Launches ARMv9

March 30, 2021May 23, 2021 David Schor

IBM Open Sources Power ISA, Delays POWER10 to 2021

September 12, 2019May 25, 2021 David Schor
Intel Launches 10th Gen Ice Lake Lineup: 11 New Mobile Chips

Intel Launches 10th Gen Ice Lake Lineup: 11 New Mobile Chips

August 1, 2019May 25, 2021 David Schor
Inside Rosetta: The Engine Behind Cray’s Slingshot Exascale-Era Interconnect

Inside Rosetta: The Engine Behind Cray’s Slingshot Exascale-Era Interconnect

February 9, 2020May 25, 2021 David Schor
DARPA ERI: HIVE and Intel PUMA Graph Processor

DARPA ERI: HIVE and Intel PUMA Graph Processor

August 4, 2019May 25, 2021 David Schor
Intel unleashes 8th Gen Core Coffee Lake lineup

Intel unleashes 8th Gen Core Coffee Lake lineup

April 3, 2018May 25, 2021 David Schor

ARM WorldView All

Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core
Architectures Desktop Processors Mobile Processors Server Processors 

Arm Introduces The Cortex-X4, Its Newest Flagship Performance Core

May 28, 2023May 28, 2023 David Schor
Arm Introduces A New Big Core, The Cortex-A720
Architectures Desktop Processors Mobile Processors 

Arm Introduces A New Big Core, The Cortex-A720

May 28, 2023May 28, 2023 David Schor
Arm Launches Next-Gen Efficiency Core; Cortex-A520
Architectures Embedded Processors Mobile Processors 

Arm Launches Next-Gen Efficiency Core; Cortex-A520

May 28, 2023May 28, 2023 David Schor
Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency
Architectures Mobile Processors 

Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

June 28, 2022June 28, 2022 David Schor
Arm Unveils Next-Gen Flagship Core: Cortex-X3
Mobile Processors 

Arm Unveils Next-Gen Flagship Core: Cortex-X3

June 28, 2022June 28, 2022 David Schor
Arm Introduces The Cortex-A715
Architectures Mobile Processors 

Arm Introduces The Cortex-A715

June 28, 2022June 29, 2022 David Schor

About

WikiChip
WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

WikiChip Links

  • Main Site
  • WikiChip Fuse
  • Newsletter
  • Main Site
  • WikiChip Fuse

Copyright © 2023 WikiChip LLC. All rights reserved.