Skip to content
Monday, April 19, 2021
Latest:
  • Intel Launches 3rd Gen Ice Lake Xeon Scalable
  • Arm Highlights Near-Term Roadmap
  • Arm Launches ARMv9
  • Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support
  • The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids
WikiChip Fuse

WikiChip Fuse

Your Chips and Semi News

  • Home
  • Main Site
  • Architectures
    • x86
    • ARM
    • RISC-V
    • Power ISA
    • MIPS
  • Supercomputers
  • 14 nm
  • 12nm
  • 10nm
  • 7nm
  • 5nm

Ethernet switch

Architectures Hot Interconnects 26 Interconnects Supercomputers 

Inside Rosetta: The Engine Behind Cray’s Slingshot Exascale-Era Interconnect

February 9, 2020 David Schor 0 Comments 16 nm, Cray, Cray Shasta, Cray Slingshot, Ethernet switch, Hot Interconnects, Hot Interconnects 26

A dive into the Rosetta ASIC switch, the engine behind Cray’s new Slingshot interconnect powering the upcoming Shasta exascale supercomputers.

Read more
Architectures Embedded Processors Server Processors 

Intel Rolls Out Next-Gen Data Center Portfolio; 100 Gigabit Ethernet, Optane DC, Hewitt Lake, and Cascade Lake With Up to 56 Cores

April 2, 2019 David Schor 0 Comments 14 nm, 800 Series Ethernet, Cascade Lake, Columbiaville, data center, eon Scalable, Ethernet switch, Hewitt Lake, Optane DC, Skylake-SP, Speed Select Technology, X, x86, Xeon Bronze, Xeon D, Xeon Gold, Xeon Platinum, Xeon Silver

Intel is launching their next-generation data center infrastructure product portfolio including Cascade Lake with up to 56 cores, new lower-power Hewitt Lake processors, Optane DC SSD and persistent memory DIMMs, as well as 100 Gb Ethernet.

Read more

Top Six Articles

  • Intel Launches 3rd Gen Ice Lake Xeon Scalable
  • TSMC Details 5 nm
  • Arm Launches ARMv9
  • TSMC 7nm HD and HP Cells, 2nd Gen 7nm, And The Snapdragon 855 DTCO
  • IEDM 2017 + ISSCC 2018: Intel’s 10nm, switching to cobalt interconnects
  • Intel Launches Stratix 10 GX 10M; 10M LEs, Two Massive Interconnected Dies

Recent

  • Intel Launches 3rd Gen Ice Lake Xeon Scalable

    Intel Launches 3rd Gen Ice Lake Xeon Scalable

    April 6, 2021April 6, 2021 David Schor 0
  • Arm Highlights Near-Term Roadmap

    Arm Highlights Near-Term Roadmap

    April 4, 2021April 5, 2021 David Schor 0
  • Arm Launches ARMv9

    Arm Launches ARMv9

    March 30, 2021March 30, 2021 David Schor 2
  • Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    September 22, 2020September 30, 2020 David Schor 3
  • The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    June 29, 2020September 19, 2020 David Schor 10
  • Arm’s New Cortex-M55 Breathes Helium

    Arm’s New Cortex-M55 Breathes Helium

    June 20, 2020 David Schor 0
  • Comment
  • Recent
  • Briny says:

    Given how often secure architectures have been bro...

  • Piotr says:

    Will SVE2 be mandatory in ARMv9 or not?...

  • Not Ludwig says:

    Intel has already canceled this chip so it doesn't...

  • Sanne Deijkers says:

    Hi, very nice article which really give insight in...

  • Solendore says:

    Intel 7nm (237 MTr/mm^2) will be competitive with...

  • Intel Launches 3rd Gen Ice Lake Xeon Scalable

    Intel Launches 3rd Gen Ice Lake Xeon Scalable

    April 6, 2021April 6, 2021 David Schor 0
    Arm Highlights Near-Term Roadmap

    Arm Highlights Near-Term Roadmap

    April 4, 2021April 5, 2021 David Schor 0
    Arm Launches ARMv9

    Arm Launches ARMv9

    March 30, 2021March 30, 2021 David Schor 2
    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    September 22, 2020September 30, 2020 David Schor 3
    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    June 29, 2020September 19, 2020 David Schor 10

    Random Picks

    IBM Open Sources Power ISA, Delays POWER10 to 2021

    September 12, 2019 David Schor 0
    Intel, AMD Add New Mobile Pro Processors

    Intel, AMD Add New Mobile Pro Processors

    April 16, 2019 David Schor 0
    Intel Launches New Comet Lake 10th Gen Mobile Processors With More Cores, LPDDR4X Memory

    Intel Launches New Comet Lake 10th Gen Mobile Processors With More Cores, LPDDR4X Memory

    August 21, 2019 David Schor 0
    VLSI 2018: GlobalFoundries 12nm Leading-Performance, 12LP

    VLSI 2018: GlobalFoundries 12nm Leading-Performance, 12LP

    July 22, 2018 David Schor 0
    Intel unleashes 8th Gen Core Coffee Lake lineup

    Intel unleashes 8th Gen Core Coffee Lake lineup

    April 3, 2018 David Schor 0

    Random Tags

    2.5D packaging 3D packaging 5 nm 5nm 7 nm 7nm 10 nm 10nm 12nm 14 nm 16nm AI AMD ARM ARMv8 chiplet Coffee Lake Core i5 Core i7 edge computing EMIB EUV FinFET Foveros FPGA GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel ISSCC multi-chip package neural processors process technology RISC-V Samsung Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen Zen 2

    x86 WorldView All

    Intel Launches 3rd Gen Ice Lake Xeon Scalable
    Architectures Server Processors 

    Intel Launches 3rd Gen Ice Lake Xeon Scalable

    April 6, 2021April 6, 2021 David Schor 0

    Intel launches its 3rd Generation Xeon Scalable, formerly Ice Lake. Fabricated on the company’s 10nm process, those server chips go up to 40 Sunny Cove cores and offer a 20% IPC improvement over the prior generation.

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids
    Architectures 

    The x86 Advanced Matrix Extension (AMX) Brings Matrix Operations; To Debut with Sapphire Rapids

    June 29, 2020September 19, 2020 David Schor 10
    Centaur New x86 Server Processor Packs an AI Punch
    Architectures Neural Processors Server Processors 

    Centaur New x86 Server Processor Packs an AI Punch

    January 24, 2020 David Schor 3
    Zhaoxin Unveiled Next-Generation x86 SoC Plans: 32-Core Servers, Sub-7nm Client Designs
    Desktop Processors Mobile Processors Roadmaps Server Processors 

    Zhaoxin Unveiled Next-Generation x86 SoC Plans: 32-Core Servers, Sub-7nm Client Designs

    December 12, 2019 David Schor 0
    Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512
    Architectures Embedded Processors Neural Processors Server Processors 

    Centaur Unveils Its New Server-Class x86 Core: CNS; Adds AVX-512

    December 9, 2019 David Schor 3
    SC19: Aurora Supercomputer To Feature Intel First Exascale Xe GPGPU, 7nm Ponte Vecchio
    Architectures Roadmaps Server Processors Supercomputers Supercomputing 19 

    SC19: Aurora Supercomputer To Feature Intel First Exascale Xe GPGPU, 7nm Ponte Vecchio

    November 17, 2019 David Schor 1

    Random

    ISSCC 2018: The IBM z14 Microprocessor And System Control Design

    ISSCC 2018: The IBM z14 Microprocessor And System Control Design

    May 13, 2018 David Schor 5
    A look at Nvidia’s NVLink interconnect and the NVSwitch

    A look at Nvidia’s NVLink interconnect and the NVSwitch

    May 6, 2018 David Schor 0
    A Look At The Habana Inference And Training Neural Processors

    A Look At The Habana Inference And Training Neural Processors

    December 15, 2019 David Schor 3
    Intel Refreshes 2nd Gen Xeon Scalable, Slashes Prices

    Intel Refreshes 2nd Gen Xeon Scalable, Slashes Prices

    February 27, 2020 David Schor 1
    Intel Stratix 10 DX Adds PCIe Gen 4.0, Cache Coherency: UPI As Stopgap

    Intel Stratix 10 DX Adds PCIe Gen 4.0, Cache Coherency: UPI As Stopgap

    September 20, 2019 David Schor 0
    Arm Targets Data Centers with New Roadmaps, Architectures, and Standards

    Arm Targets Data Centers with New Roadmaps, Architectures, and Standards

    December 16, 2018 David Schor 2
    Japanese AI Startup Preferred Networks Designed A Custom Half-petaFLOPS Training Chip

    Japanese AI Startup Preferred Networks Designed A Custom Half-petaFLOPS Training Chip

    November 24, 2019 David Schor 0

    ARM WorldView All

    Arm Highlights Near-Term Roadmap
    Roadmaps 

    Arm Highlights Near-Term Roadmap

    April 4, 2021April 5, 2021 David Schor 0
    Arm Launches ARMv9
    Architectures Roadmaps 

    Arm Launches ARMv9

    March 30, 2021March 30, 2021 David Schor 2
    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support
    Roadmaps Server Processors 

    Arm Updates Its Neoverse Roadmap: New BFloat16, SVE Support

    September 22, 2020September 30, 2020 David Schor 3
    Arm’s New Cortex-M55 Breathes Helium
    Architectures Embedded Processors 

    Arm’s New Cortex-M55 Breathes Helium

    June 20, 2020 David Schor 0
    Arm Unveils the Cortex-A78: When Less Is More
    Architectures Mobile Processors 

    Arm Unveils the Cortex-A78: When Less Is More

    May 26, 2020 David Schor 0
    Arm Cortex-X1: The First From The Cortex-X Custom Program
    Architectures Mobile Processors 

    Arm Cortex-X1: The First From The Cortex-X Custom Program

    May 26, 2020 David Schor 0

    About

    WikiChip
    WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

    WikiChip Links

    • Main Site
    • WikiChip Fuse
    • Newsletter
    • Main Site
    • WikiChip Fuse

    Copyright © 2021 WikiChip LLC. All rights reserved.