TSMC Extends Its 5nm Family With A New Enhanced-Performance N4P Node
TSMC introduces a new 5-nanometer derivative – an enhanced performance N4P node.
Read more
N5
TSMC 2021 Foundry Update: Foundry Roadmap
TSMC 2021 foundry update
Read more
TSMC Ramps 5nm, Discloses 3nm to Pack Over a Quarter-Billion Transistors Per Square Millimeter
TSMC reports a flat Q1 amid the COVID-19 pandemic, ramps its 5nm node with good yield and discloses key 3-nanometer (N3) details. N3 will be a full node jump over N5 and is expected to offer over a quarter-billion transistors per each millimeter square of silicon.
Read more
TSMC Details 5 nm
TSMC details its 5-nanometer node for mobile and HPC applications. The process features the industry’s highest density transistors with a high-mobility channel and highest-density SRAM cells.
Read more
TSMC Q4: 7nm Dominates Revenue, Preps 5nm Ramp, 6nm By EOY
7-nanometer contributes the lion’s share of wafer revenue to TSMC’s fourth-quarter driven by growth from smartphones and HPC. The foundry is also preparing the 5-nanometer node for early this year and the 6-nanometer by the end of the year.
Read more
TSMC 5-Nanometer Update
An update on TSMC’s upcoming 5-nanometer process technology.
Read more
TSMC Talks 7nm, 5nm, Yield, And Next-Gen 5G And HPC Packaging
An update on TSMC current and forthcoming logic process nodes as well as their next-generation advanced packaging technologies.
Read more