Intel Launches 10th Gen Comet Lake vPro Processors
Intel launches its 10th-generation Comet Lake-based vPro processors.
Read more
Author: David Schor
Intel Launches Entry-Level Comet Lake Xeon Ws
Intel launches a new series of Xeon W processors for entry-level workstations based on Comet Lake.
Read more
AMD Launches Ryzen Pro 4000 Series
AMD launches its Zen 2-based Ryzen Pro 4000 series for enterprise customers.
Read more
Intel Launches 10th Gen Comet Lake Desktop Processors
Intel launches 10th Generation Core desktop processors, formerly codename Comet Lake. The new lineup brings 22 new chips with up to 10 cores and 20 threads with turbo frequencies of up to 5.3 GHz.
Read more
TSMC Ramps 5nm, Discloses 3nm to Pack Over a Quarter-Billion Transistors Per Square Millimeter
TSMC reports a flat Q1 amid the COVID-19 pandemic, ramps its 5nm node with good yield and discloses key 3-nanometer (N3) details. N3 will be a full node jump over N5 and is expected to offer over a quarter-billion transistors per each millimeter square of silicon.
Read more
Ranovus Odin: Co-Packaging Next-Gen DC Switches and Accelerators With Silicon Photonics
Ranovus launches its Odin platform, a multi-wavelength Quantum Dot Laser (QDL) based silicon photonic engine which includes 800Gbps to 3.2Tbps single-chip engines as well as co-packaged optics scaling up to 51.2Tbps for next-generation data center switches and other HPC compute chips that require high bandwidth capacity.
Read more
A Look at Intel Lakefield: A 3D-Stacked Single-ISA Heterogeneous Penta-Core SoC
A look at Lakefield, Intel’s new mobile-class heterogeneous penta-core SoC built using two dies 3D-stacked face-to-face using the company Foveros packaging technology.
Read more
TSMC Details 5 nm
TSMC details its 5-nanometer node for mobile and HPC applications. The process features the industry’s highest density transistors with a high-mobility channel and highest-density SRAM cells.
Read more
IBM Doubles Its 14nm eDRAM Density, Adds Hundreds of Megabytes of Cache
IBM doubles its 14-nanometer eDRAM density through physical design work, enabling the packing of hundreds of additional megabytes of cache on the latest z15 microprocessor and system controller.
Read more
TSMC Announces 2x Reticle CoWoS For Next-Gen 5nm HPC Applications
TSMC announces an enhancement to its CoWoS packaging technology with support for up to 2x the reticle size. The new technology is ready for next-generation 5-nanometer HPC applications.
Read more