Skip to content
Thursday, March 23, 2023
Latest:
  • A Look At AMD’s 3D-Stacked V-Cache
  • IEDM 2022: Did We Just Witness The Death Of SRAM?
  • SiFive Announces New Cores, BiFurcates Line Into Performance And Efficiency Cores
  • Intel, SiFive Demo High-Performance RISC-V Horse Creek Dev Platform On Intel 4 Process
  • TSMC Demos SoIC_H for High-Bandwidth HPC Applications
WikiChip Fuse

WikiChip Fuse

Your Chips and Semi News

  • Home
  • Account
  • Main Site
  • Architectures
    • x86
    • ARM
    • RISC-V
    • Power ISA
    • MIPS
  • Supercomputers
  • 14 nm
  • 12nm
  • 10nm
  • 7nm
  • 5nm
A Look At AMD’s 3D-Stacked V-Cache
Circuit Design Desktop Processors Interconnects Packaging Server Processors Subscriber Only Content 

A Look At AMD’s 3D-Stacked V-Cache

December 27, 2022December 27, 2022 David Schor
IEDM 2022: Did We Just Witness The Death Of SRAM?
Foundries IEDM 2022 

IEDM 2022: Did We Just Witness The Death Of SRAM?

December 14, 2022December 15, 2022 David Schor
A Look At AMD’s 3D-Stacked V-Cache
Circuit Design Desktop Processors Interconnects Packaging Server Processors Subscriber Only Content 

A Look At AMD’s 3D-Stacked V-Cache

December 27, 2022December 27, 2022 David Schor
IEDM 2022: Did We Just Witness The Death Of SRAM?
Foundries IEDM 2022 

IEDM 2022: Did We Just Witness The Death Of SRAM?

December 14, 2022December 15, 2022 David Schor
SiFive Announces New Cores, BiFurcates Line Into Performance And Efficiency Cores
Embedded Processors Mobile Processors Roadmaps Server Processors 

SiFive Announces New Cores, BiFurcates Line Into Performance And Efficiency Cores

November 1, 2022November 2, 2022 David Schor
Intel, SiFive Demo High-Performance  RISC-V Horse Creek Dev Platform On Intel 4 Process
Architectures Foundries 

Intel, SiFive Demo High-Performance RISC-V Horse Creek Dev Platform On Intel 4 Process

October 7, 2022October 7, 2022 David Schor

Subscriber-Only ContentView All

Our latest subscriber-only content. Our patrons enjoy early-bird access to some of our content.

A Look At AMD’s 3D-Stacked V-Cache
Circuit Design Desktop Processors Interconnects Packaging Server Processors Subscriber Only Content 

A Look At AMD’s 3D-Stacked V-Cache

December 27, 2022December 27, 2022 David Schor

[Subscription] A technical look at AMD’s 3D-Stacked V-Cache

TSMC Demos SoIC_H for High-Bandwidth HPC Applications
Packaging Subscriber Only Content 

TSMC Demos SoIC_H for High-Bandwidth HPC Applications

October 4, 2022October 4, 2022 David Schor
The NPU Inside Every Intel PC
Architectures Neural Processors Subscriber Only Content 

The NPU Inside Every Intel PC

September 30, 2022September 30, 2022 David Schor
Samsung Foundry On EUV, Pellicles, Capacity, and Yield
Foundries Roadmaps Subscriber Only Content 

Samsung Foundry On EUV, Pellicles, Capacity, and Yield

July 25, 2022July 25, 2022 David Schor
A Look At Samsung’s 4LPE Process
Foundries IEDM 2021 Process Technologies Subscriber Only Content 

A Look At Samsung’s 4LPE Process

June 26, 2022June 26, 2022 David Schor

ArchitecturesView All

Our latest coverage from the chip architecture world, including announced and planned as well as recently launched products.

Intel, SiFive Demo High-Performance  RISC-V Horse Creek Dev Platform On Intel 4 Process
Architectures Foundries 

Intel, SiFive Demo High-Performance RISC-V Horse Creek Dev Platform On Intel 4 Process

October 7, 2022October 7, 2022 David Schor

Intel, SiFive demonstrated high-performance RISC-V Horse Creek development platform on Intel 4 Process.

Intel Rolls Out 13th Gen Core, Raptor Lake Processors; Cranks Up The Frequency
Architectures Desktop Processors Mobile Processors 

Intel Rolls Out 13th Gen Core, Raptor Lake Processors; Cranks Up The Frequency

October 1, 2022October 3, 2022 David Schor

Intel rolls out 13th Generation Core, “Raptor Lake” client processors; cranks up the frequency.

The NPU Inside Every Intel PC
Architectures Neural Processors Subscriber Only Content 

The NPU Inside Every Intel PC

September 30, 2022September 30, 2022 David Schor

[Subscription] A look at the neural processor inside every Intel processor.

SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators
AI Hardware Summit Architectures Embedded Processors Interconnects Linley Processor Conference Neural Processors 

SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators

September 20, 2022September 20, 2022 David Schor

SiFive introduces a new high-performance coprocessor interface targeting custom accelerators; scores design wins from Google, NASA.

Process TechnologyView All

Our latest coverage from the semiconductor world including recent announcements and analysis of new process nodes from semiconductor foundries including Intel, TSMC, Samsung, GlobalFoundries, and other.

N3E Replaces N3; Comes In Many Flavors
Process Technologies 

N3E Replaces N3; Comes In Many Flavors

September 4, 2022September 4, 2022 David Schor

TSMC outlines a number of 3-nanometer class node changes and flavors.

Samsung 3nm GAAFET Enters Risk Production; Discusses Next-Gen Improvements
Foundries Process Technologies Roadmaps 

Samsung 3nm GAAFET Enters Risk Production; Discusses Next-Gen Improvements

July 5, 2022July 5, 2022 David Schor
A Look At Samsung’s 4LPE Process
Foundries IEDM 2021 Process Technologies Subscriber Only Content 

A Look At Samsung’s 4LPE Process

June 26, 2022June 26, 2022 David Schor
A Look At Intel 4 Process Technology
Foundries Process Technologies VLSI 2022 

A Look At Intel 4 Process Technology

June 19, 2022June 20, 2022 David Schor
Samsung 17nm follows Intel 16
Foundries Process Technologies Subscriber Only Content 

Samsung 17nm follows Intel 16

May 22, 2022May 22, 2022 David Schor

SupercomputersView All

The latest chip-related news from the world of HPC and supercomputers.

Inside Rosetta: The Engine Behind Cray’s Slingshot Exascale-Era Interconnect
Architectures Hot Interconnects 26 Interconnects Supercomputers 

Inside Rosetta: The Engine Behind Cray’s Slingshot Exascale-Era Interconnect

Japanese AI Startup Preferred Networks Designed A Custom Half-petaFLOPS Training Chip
Architectures Neural Processors Supercomputers Supercomputing 19 

Japanese AI Startup Preferred Networks Designed A Custom Half-petaFLOPS Training Chip

SC19: Aurora Supercomputer To Feature Intel First Exascale Xe GPGPU, 7nm Ponte Vecchio
Architectures Roadmaps Server Processors Supercomputers Supercomputing 19 

SC19: Aurora Supercomputer To Feature Intel First Exascale Xe GPGPU, 7nm Ponte Vecchio

Cavium Takes ARM to Petascale with Astra
Supercomputers 

Cavium Takes ARM to Petascale with Astra

Fujitsu Completes Post-K ARM CPU Prototype
Supercomputers 

Fujitsu Completes Post-K ARM CPU Prototype

ORNL’s 200-petaFLOPS Summit Supercomputer Has Arrived, To Become World’s Fastest
Supercomputers 

ORNL’s 200-petaFLOPS Summit Supercomputer Has Arrived, To Become World’s Fastest

A Look at Cavium’s New High-Performance ARM Microprocessors and the Isambard Supercomputer
Server Processors Supercomputers 

A Look at Cavium’s New High-Performance ARM Microprocessors and the Isambard Supercomputer

Japan cancels contract, kicks out 4th fastest supercomputer amid fraud charges
Supercomputers 

Japan cancels contract, kicks out 4th fastest supercomputer amid fraud charges

ConferencesView All

  • IEDM 2022: Did We Just Witness The Death Of SRAM?
    Foundries IEDM 2022 

    IEDM 2022: Did We Just Witness The Death Of SRAM?

  • SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators
    AI Hardware Summit Architectures Embedded Processors Interconnects Linley Processor Conference Neural Processors 

    SiFive Introduces A New Coprocessor Interface, Targets Custom Accelerators

  • A Look At Samsung’s 4LPE Process
    Foundries IEDM 2021 Process Technologies Subscriber Only Content 

    A Look At Samsung’s 4LPE Process

  • A Look At Intel 4 Process Technology
    Foundries Process Technologies VLSI 2022 

    A Look At Intel 4 Process Technology

  • Reincarnating The 6502 Using Flexible TFT Tech For IoT
    ISSCC 2022 Organic Electronics Processors 

    Reincarnating The 6502 Using Flexible TFT Tech For IoT

IEDM 2022: Did We Just Witness The Death Of SRAM?IEDM 2022: Did We Just Witness The Death Of SRAM?SiFive Introduces A New Coprocessor Interface, Targets Custom AcceleratorsSiFive Introduces A New Coprocessor Interface, Targets Custom AcceleratorsA Look At Samsung’s 4LPE ProcessA Look At Samsung’s 4LPE ProcessA Look At Intel 4 Process TechnologyA Look At Intel 4 Process TechnologyReincarnating The 6502 Using Flexible TFT Tech For IoTReincarnating The 6502 Using Flexible TFT Tech For IoT
Foundries Process Technologies Roadmaps 

Samsung 3nm GAAFET Enters Risk Production; Discusses Next-Gen Improvements

July 5, 2022July 5, 2022 David Schor 2 nm, 3 nm, 3GAAE, 3GAAP, 3GAE, 3GAP, 5LPE, GAAFET, nanosheet, Samsung, Samsung Foundry

Samsung 3nm GAAFET Enters Risk Production; Discusses Next-Gen Improvements

Read more
Architectures Mobile Processors 

Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

June 28, 2022June 28, 2022 David Schor ARM, ARMv9, Cortex, Cortex-A, Cortex-A510

Arm refreshes the Cortex-A510 core, squeezes higher efficiency.

Read more
Mobile Processors 

Arm Unveils Next-Gen Flagship Core: Cortex-X3

June 28, 2022June 28, 2022 David Schor ARM, Cortex, Cortex-A, Cortex-X, Cortex-X2, Cortex-X3

Arm announces its next-generation flagship core: the Cortex-X3.

Read more
Architectures Mobile Processors 

Arm Introduces The Cortex-A715

June 28, 2022June 29, 2022 David Schor ARM, ARMv9, Cortex, Cortex-A, Cortex-A710, Cortex-A715, Makalu

Arm introduces next-generation big core: Cortex-A715.

Read more
Foundries 

GlobalWafers To Build A 1.2M WPM Factory In Sherman, Texas

June 27, 2022June 27, 2022 David Schor 300mm, GlobalWafers, silicon wafer

GlobalWafers announces plans for a massive 1.2M WPM factory in Sherman, Texas.

Read more
Foundries IEDM 2021 Process Technologies Subscriber Only Content 

A Look At Samsung’s 4LPE Process

June 26, 2022June 26, 2022 David Schor 4 nm, 4LPE, 4LPP, FinFET, Samsung, Samsung Foundry, subscriber only (general)

A look at Samsung’s last leading-edge FinFET process node, 4nm 4LPE.

Read more
Foundries Process Technologies VLSI 2022 

A Look At Intel 4 Process Technology

June 19, 2022June 20, 2022 David Schor 4 nm, 5 nm, 7 nm, Extreme Ultraviolet (EUV) Lithography, Intel, Intel 3, Intel 4, Intel 7, Intel Foundry Services (IFS), Meteor Lake, VLSI 2022, VLSI Symposium

A look at Intel’s next-generation high-performance process technology, Intel 4.

Read more
Foundries Process Technologies Subscriber Only Content 

Samsung 17nm follows Intel 16

May 22, 2022May 22, 2022 David Schor 14 nm, 14LPP, 17 nm, 17LPV, 28 nm, 28LPP, Intel, Intel Foundry Services (IFS), Samsung, Samsung Foundry, subscriber only (general)

Samsung follows Intel 16 with a low-cost high-performance, 17-nanometer, 17LPV node.

Read more
ISSCC 2022 Organic Electronics Processors 

Reincarnating The 6502 Using Flexible TFT Tech For IoT

May 8, 2022May 8, 2022 David Schor 6502, Indium Gallium Zinc Oxide (IGZO), ISSCC, ISSCC 2022, MOS Technology 6502, Organic Electronics, Thin-film Transistor (TFT)

Can the 1970s MOS Technology 6502 find new life and new applications in the emerging world of plastic electronics?

Read more
Architectures Blockchain Processor ISSCC 2022 Processors 

Intel Unveils BonanzaMine, A Bitcoin Accelerator ASIC

February 20, 2022February 21, 2022 David Schor 7 nm, ASIC, Bitcoin, blockchain accelerator, BonanzaMine, cryptocurrency, cryptocurrency mining, Intel, ISSCC, ISSCC 2022

Intel unveiled BonanzaMine, its first-generation blockchain accelerator ASIC effort.

Read more
  • ← Previous
  • Next →

Top Six Articles

  • IEDM 2017 + ISSCC 2018: Intel’s 10nm, switching to cobalt interconnects
  • A Look At Intel 4 Process Technology
  • Intel 2021 Process Technology Update: Intel 7, Intel 4, Intel 3, and Intel 20A
  • IEDM 2018: Intel’s 10nm Standard Cell Library and Power Delivery
  • Intel, SiFive Demo High-Performance RISC-V Horse Creek Dev Platform On Intel 4 Process
  • GlobalFoundries 14HP process, a marriage of two technologies

Recent

  • A Look At AMD’s 3D-Stacked V-Cache

    A Look At AMD’s 3D-Stacked V-Cache

    December 27, 2022December 27, 2022 David Schor
  • IEDM 2022: Did We Just Witness The Death Of SRAM?

    IEDM 2022: Did We Just Witness The Death Of SRAM?

    December 14, 2022December 15, 2022 David Schor
  • SiFive Announces New Cores, BiFurcates Line Into Performance And Efficiency Cores

    SiFive Announces New Cores, BiFurcates Line Into Performance And Efficiency Cores

    November 1, 2022November 2, 2022 David Schor
  • Intel, SiFive Demo High-Performance  RISC-V Horse Creek Dev Platform On Intel 4 Process

    Intel, SiFive Demo High-Performance RISC-V Horse Creek Dev Platform On Intel 4 Process

    October 7, 2022October 7, 2022 David Schor
  • TSMC Demos SoIC_H for High-Bandwidth HPC Applications

    TSMC Demos SoIC_H for High-Bandwidth HPC Applications

    October 4, 2022October 4, 2022 David Schor
  • Intel Rolls Out 13th Gen Core, Raptor Lake Processors; Cranks Up The Frequency

    Intel Rolls Out 13th Gen Core, Raptor Lake Processors; Cranks Up The Frequency

    October 1, 2022October 3, 2022 David Schor

Random Picks

TSMC Details 5 nm

TSMC Details 5 nm

March 21, 2020May 25, 2021 David Schor
SEMICON West 2019: ASML EUV Update

SEMICON West 2019: ASML EUV Update

July 21, 2019May 25, 2021 David Schor
Intel Core i9-9900KS Special Edition Full Specs and Availability Announced

Intel Core i9-9900KS Special Edition Full Specs and Availability Announced

October 28, 2019May 25, 2021 David Schor
TSMC N7+ EUV Process Starts Shipping

TSMC N7+ EUV Process Starts Shipping

October 7, 2019May 25, 2021 David Schor
The Mesh Network For Next-Generation Neoverse Chips

The Mesh Network For Next-Generation Neoverse Chips

May 22, 2021May 23, 2021 David Schor

Random Tags

2.5D packaging 3 nm 3D packaging 5 nm 7 nm 7nm 10 nm 10nm 14 nm 16nm AI AMD ARM ARMv8 ARMv9 chiplet Coffee Lake Core i5 Core i7 Cortex edge computing EMIB EUV FinFET GlobalFoundries Hot Chips IBM Ice Lake IEDM inference Intel Intel 7 ISSCC multi-chip package neural processors process technology RISC-V Samsung subscriber only (general) Sunny Cove Supercomputers TSMC VLSI Symposium x86 Zen

x86 WorldView All

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling
Desktop Processors Mobile Processors 

Intel Introduces Thread Director For Heterogeneous Multi-Core Workload Scheduling

August 19, 2021August 19, 2021 David Schor

Intel introduces the Intel Thread Director for heterogeneous multi-core workload scheduling

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs
Architectures Server Processors 

Intel Unveils Sapphire Rapids: Next-Generation Server CPUs

August 19, 2021August 19, 2021 David Schor
Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance
Architectures Data Processing Unit Desktop Processors Mobile Processors 

Intel’s Gracemont Small Core Eclipses Last-Gen Big Core Performance

August 19, 2021August 21, 2021 David Schor
Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC
Architectures Desktop Processors Mobile Processors 

Intel Unveils Alder Lake: Next-Generation Mainstream Heterogeneous Multi-Core SoC

August 19, 2021August 19, 2021 David Schor
Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs
Architectures Desktop Processors Mobile Processors Server Processors 

Intel Details Golden Cove: Next-Generation Big Core For Client and Server SoCs

August 19, 2021August 19, 2021 David Schor
Intel Launches 3rd Gen Ice Lake Xeon Scalable
Architectures Server Processors 

Intel Launches 3rd Gen Ice Lake Xeon Scalable

April 6, 2021May 23, 2021 David Schor

Random

Centaur New x86 Server Processor Packs an AI Punch

Centaur New x86 Server Processor Packs an AI Punch

January 24, 2020May 25, 2021 David Schor
IEDM 2017: Intel details 22FFL, a relaxed 14nm process for foundry customers, targets mobile and RF apps

IEDM 2017: Intel details 22FFL, a relaxed 14nm process for foundry customers, targets mobile and RF apps

December 15, 2017May 25, 2021 David Schor
IBM Introduces Next-Gen Z  Mainframe: The z15; Wider Cores, More Cores, More Cache, Still 5.2 GHz

IBM Introduces Next-Gen Z Mainframe: The z15; Wider Cores, More Cores, More Cache, Still 5.2 GHz

September 14, 2019May 25, 2021 David Schor
SiFive Launches 7 Series, Their Highest Performance RISC-V Cores

SiFive Launches 7 Series, Their Highest Performance RISC-V Cores

November 8, 2018May 25, 2021 David Schor
Intel Process Technology And Packaging Plans: 10nm in June, 7nm in 2021

Intel Process Technology And Packaging Plans: 10nm in June, 7nm in 2021

May 11, 2019May 25, 2021 David Schor
Japan cancels contract, kicks out 4th fastest supercomputer amid fraud charges

Japan cancels contract, kicks out 4th fastest supercomputer amid fraud charges

April 20, 2018May 25, 2021 David Schor
A Look at Intel Lakefield: A 3D-Stacked Single-ISA Heterogeneous Penta-Core SoC

A Look at Intel Lakefield: A 3D-Stacked Single-ISA Heterogeneous Penta-Core SoC

April 5, 2020May 25, 2021 David Schor

ARM WorldView All

Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency
Architectures Mobile Processors 

Arm Refreshes The Cortex-A510, Squeezes Higher Efficiency

June 28, 2022June 28, 2022 David Schor
Arm Unveils Next-Gen Flagship Core: Cortex-X3
Mobile Processors 

Arm Unveils Next-Gen Flagship Core: Cortex-X3

June 28, 2022June 28, 2022 David Schor
Arm Introduces The Cortex-A715
Architectures Mobile Processors 

Arm Introduces The Cortex-A715

June 28, 2022June 29, 2022 David Schor
Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip
Architectures Server Processors 

Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip

October 20, 2021October 20, 2021 David Schor
Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration
Data Processing Unit 

Marvell Launches 5nm Octeon 10 DPUs with Neoverse N2 cores, AI Acceleration

June 28, 2021June 28, 2021 David Schor
Arm Introduces Its Confidential Compute Architecture
Architectures 

Arm Introduces Its Confidential Compute Architecture

June 23, 2021June 23, 2021 David Schor

About

WikiChip
WikiChip is an independent publisher based in New York. The WikiChip Fuse section publishes chips and semiconductor related news with our main site offering in-depth semiconductor resources and analysis.

WikiChip Links

  • Main Site
  • WikiChip Fuse
  • Newsletter
  • Main Site
  • WikiChip Fuse

Copyright © 2023 WikiChip LLC. All rights reserved.