Samsung Ramps 7nm, Preps 5nm, And Adds 6nm
Samsung is announcing the completion of their 5-nanometer process design and the ramping of their 7 nm process.
Read more
Process Technologies
TSMC Announces 6-Nanometer Process
TSMC announces the 6-nanometer process, an enhanced 7 nm EUV node.
Read more
TSMC Starts 5-Nanometer Risk Production
TSMC 5-nanometer node has entered risk production with PDKs available for production design. Here’s is our initial density estimates.
Read more
IEDM 2018: Intel’s 10nm Standard Cell Library and Power Delivery
Presented at the 64th IEEE International Electron Devices Meeting (IEDM) in December, here’s a look at Intel’s 10-nanometer standard cell library and power delivery system.
Read more
Intel Looks to Advanced 3D Packaging For More-than-Moore to Supplement 10- and 7-Nanometer Nodes
At the recent Intel Architecture Day, the company unveiled their latest advanced packaging technology called Foveros, a face-to-face three-dimensional (3D) die stacking packaging technology in an effort to assist with the slowing of Moore’s Law.
Read more
IBM Chooses Samsung 7nm EUV for Next-Gen POWER and Z Microprocessors
IBM partners up with Samsung 7nm EUV process for their next-generation of POWER and Z microprocessors.
Read more
Samsung 7nm Enters Risk Production, Talks Roadmap, Scaling Boosters, and the ARM Ecosystem
Samsung gives an update on their 7nm EUV-based process, details the foundry technology roadmap down to 3nm and the ARM ecosystem that follows.
Read more
Nantero’s NRAM, A Universal Memory Candidate?
Presented at Hot Chips 30, a look at Nantero’s NRAM, a high-performance carbon nanotube-based memory billed as a DRAM successor.
Read more
VLSI 2018: Samsung’s 2nd Gen 7nm, EUV Goes HVM
A look at Samsung’s 2nd generation 7nm process that was recently disclosed at the 38th Symposium on VLSI Technology.
Read more
VLSI 2018: GlobalFoundries 12nm Leading-Performance, 12LP
A look at GlobalFoundries 12nm Leading Performance technology, 12LP, an enhanced 14nm process. The process was recently presented at the 2018 Symposia on VLSI Technology and Circuits.
Read more