Hot Chips 30: Nvidia Xavier SoC
An overview of the Xavier SoC which was detailed by Nvidia at Hot Chips 30.
Read moreAn overview of the Xavier SoC which was detailed by Nvidia at Hot Chips 30.
Read moreOverview of AMD Raven Ridge APUs that were recently detailed at Hot Chips 30.
Read moreA look at Samsung’s 2nd generation 7nm process that was recently disclosed at the 38th Symposium on VLSI Technology.
Read moreAt the DARPA 2018 ERI Summit, Intel announced their contribution of a royalty-free bus standard to DARPA’s CHIPS Program, allowing seamless communication between multiple packaged chiplets.
Read moreA look at GlobalFoundries 12nm Leading Performance technology, 12LP, an enhanced 14nm process. The process was recently presented at the 2018 Symposia on VLSI Technology and Circuits.
Read moreA look at Samsung’s 8nm 8LPP process that was recently disclosed at the 38th Symposium on VLSI Technology.
Read moreA look at Samsung’s 11nm 11LPP process that was recently disclosed at the 38th Symposium on VLSI Technology.
Read moreA preview of some of the process technology papers from next week’s VLSI Symposium.
Read moreA look at the changes and enhancements that were implemented by IBM in their z14 mainframe microprocessor and system control chips.
Read moreA look at Nvidia’s NVLink interconnect and the 2-billion transistor NVSwitch that is powering Nvidia’s latest DGX-2 deep learning machine.
Read more